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SUMMARY
The Thesis describes the design of a small, portable 
computer for on-line system identification.
The machine generates its own test sequence, monitors, 
averages and data logs a system's response. On a furthe 
command it computes the Cross-correlation Function and 
displays it on a CRT. Under favourable conditions a 
valid identification may be obtained in approximately 3 
sequence periods.
Typical results are given for ideal and real systems.
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GLOSSARY OF SYMBOLS
a PRBS amplitude, i.e. 2a = peak-peak
A arbitrary constant
An Fourier coefficient
B arbitrary constant, bandwidth
Bn Fourier coefficient
C capacitance, clock, arbitrary constant
E sinusoidal amplitude, supply voltage
E(t) time dependent variable
f frequency in Hz
F(t) time dependent variable
G(s) transfer function
G^Cf) auto-power spectrum
h(t) impulse response
h^(t) impulse response error
H(t) step response
H(w) frequency transfer function
i integer variable
I current
k, K constant
m integer variable
M PRBS length in shift clock periods
n , integer variable, index
N shift register length
Nq random noise amplitude in volts per\/Hz
q integer, averaging index•
R resistance
- k -
integer variable 
ramp response
Laplace variable, ACF strength 
sign
real time
PRBS length in seconds, observation period 
time
amplitude window width, number of wire-ANDs
time dependent variable
time dependent variable
estimated, measured
increment of time
delta function
phase angle
mean value
time displacement
auto-correlation function
cross-correlation function
CCF corrected for zero-tail
angular frequency
RMS value
CHAPTER 1 - THEORY
1.1 INTRODUCTION
The successful operation of such diverse systems as supersonic 
aeroplanes, atomic submarines and sophisticated space rockets 
owes much to modern techniques in Control Engineering.
One of the problems is the determination of the input/output 
characteristic of such systems to optimise control, a process 
known as "System Identification".
Traditionally, sinewave (frequency transfer function) and step 
response methods are used. By comparing sinewave input/output 
amplitudes and phases for a range of discrete frequencies, a 
Bode diagram for the system is obtained. Step response testing 
involves applying a step input to the system and observing the 
output time response.
More recently, statistical techniques have attracted 
considerable attention. The basic principle is to apply a 
"white" noise as the test signal. The output will be a 
"distorted" version of the input noise and the "distortion" is 
uniquely determined by the system. By cross-correlating the 
input and output, the system's impulse response is obtained, 
(this is the natural behaviour pattern of the system which would 
result from applying an infinitely short^duration pulse). 
Alternatively, by measuring the input/output noise spectra, the 
system's frequency response is obtained.
Fig. 1-1 illustrates the four techniques described above. All 
the techniques have one common characteristic, they are defined 
for LINEAR, TIME INVARIANT and STABLE systems.
In principle, the same information is contained in all of them, 
the difference is in presentation. More precisely, time 
(impulse response) and frequency are related by the Fourier
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transformation!; and impulse response is the derivative of 
step response. However, in real situations, there is noise, 
limited dynamic range, often some nonlinearity and lack of 
time for the measurement. The effect of these factors is to 
favour the sinewave method for general purpose work. In its 
practical form, the method makes use of the Describing 
Function concept. It will therefore give good results in the 
presence of noise, limited dynamic range and nonlinearity. It 
is only when speed of measurement is the main consideration 
that other methods must be considered. Obviously, if all the 
frequencies of interest could be applied simultaneously, and 
the input and output spectra similarly measured, the frequency 
response could be rapidly obtained. The main weakness here is 
the inability of the method to distinguish between a genuine 
output and cross-modulation products or harmonics of a lower 
frequency, generated by possible nonlinearities.
The simplicity and speed of step response is very attractive, 
and this method is sometimes used. It is, however, affected 
by nonlinearities, and high frequency noise easily obscures 
the results. The latter arises from the hyperbolic shape of 
the step amplitude spectrum. In addition, if a transfer 
function is required, it must first be differentiated before 
Fourier transformation.
In principle a pseudo impulse could be used. Unlike a step 
function, it exhibits a nearly flat amplitude spectrum. 
Unfortunately, the flatness is obtained by weakening the .low 
frequencies and not strengthening the high end. (A true impulse 
is, of course, a limiting case of the pseudo impulse, and as 
such is very useful, for idealised mathematical models).
It follows, that if within the system's response time, a series 
of pulses were applied, then provided the output could.be 
"decoded", a pulse response with a better signal to noise ratio, 
would result. Appendix 3 provides a quantitative comparison 
of the improvement using a Pseudo Random Binary Sequence.
- T
This more efficient use of the pulse approach is the basis of 
time correlation for system identification. In the limit, the 
pulses become impulses, and the pulse response becomes impulse 
response.
Closer examination of this process shows that white noise has 
the necessary properties for the input function. It is however 
inconvenient to use and in practice it is preferable to generate 
and process pulse sequences such as Pseudo Random Binary 
Sequences. With sufficiently short pulses, the measured response 
approximates that of the impulse response. Probably the main 
weakness of the correlation technique is the same as for the 
spectral method. The cross-modulation products generated by the 
nonlinearities may distort the result. Fortunately, multilevel 
and repeat-inverse sequencies7 help in this respect, and low 
frequency synchronised dither8* is very effective against 
stiction and coulomb friction. Speed, the main advantage of 
this technique, provides a powerful justification for its 
development
1.2 . CORRELATION
Some things are said to be identical, others completely different 
Between these two extremes there is some similarity. Sometimes 
it is desirable to establish a "measure" of the similarity 
between two quantities. Correlation is such a measure.
When applied to waveforms, it is a time-domain method of analysis 
It is computed by multiplying the waveforms, ordinate by ordinate 
and finding the average product. Consider Fig. 1-2. Here, wave­
forms A(t) and B(t) are identical. The similarity, i.e. 
correlation between them is therefore large. This can be seen 
more readily by noting that every product Ai x Bi gives a 
positive result regardless of the waveform polarity. The final 
sum is therefore large.
* See Appendix I
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Waveforms C(t) and D(tJ are identical in shape but there 
is a time displacement between them. The products Ci x Di 
are no longer all positive. The algebraic sum will therefore 
be smaller. If the time shift is large, the waveforms will 
show little similarity and the sum of the products tends to 
zero.
For each time shift, the average product is obtained by 
dividing each sum by the number of product contributions.
The resulting function is:
M
$ (t) - 77 Z X(iAt) .X(iAt±x) 1.2-1xx M . .
1=1
where t is the time shift. M is the number of products.
1.3 AUTOCORRELATION
In the limit, when the summation is continuous, the function is 
called the AUTOCORRELATION FUNCTION and takes the form:-
*xx(t) = T W 2T ^  x(-t).xCt±T)at 1-3-1
An ACF has:
(i) Symmetry about t = 0, i.e. ^xx^T  ^ = x^x^ "~T  ^ 1
(ii) A positive maximum at t = 0, equal to the mean square
value W M  i.e. ^ x x ^  = X^(t), and the mean value
X(t) = (“) .xx
(iii) In the case cf. a periodic waveform, the ACF is also periodic 
and of the same period. However, since real time origin
• is meaningless, no phase information is preserved..
ACF OF WHITE NOISE. Random processes, such as white noise, 
cannot be described by a time function. Using statistical 
parameters, the relationship between $ (t ) and power density
XX
spectrum G (f) (BENDAT9 S= PIERSOL, p.83) is:
XX
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* (t ) = / Gw (f).cos(2irfx)af
o
1.3-2
For a "bandwidth B, and power density N^ in the range 
0 < f < B
B
$ (t) = f N2. cos (2irf r )df xx J oo
2 *d sin(2iTBT) 
o 27rBx 1.3-3
In the limiting case when G (f) = N2 for all frequencies
Fig. 1-3 illustrates. BENDAT9 & PIERSOL, p.86/87 give a
useful selection of both. $ (x) and G (f) functions.xx xx
l.k CROSS-CORRELATION
By analogy, the CCF is defined as:
The function determines the average similarity between two 
waveforms as a function of time displacement "x". The ACF 
may be regarded as a special case of CCF, when Y(t) = X(t). 
The principal properties of cross-correlation functions of 
stationary signals are:
i.e. white noise
1.3-b
J X(t-x).Y(t)dt l.U-1
2i J X;(t),Y(t+T)at l.U-2
CCF is not an even function.
(ii) In general, § (x) is not a maximum at x =0. These
xy
properties are illustrated in Fig. 1-U.
- 10 -
(iii) i (T) .12 «
(iv) l^Cx) | S |[$xx(0) +. *yy(0)]
1.5' IMPULSE RESPONSE BY MEANS OF CORRELATION
X(t)
>- h(u)
Y(t)
In the time domain the relationship between output and input 
is given by the convolution integral, also known as DUHAMEL 
or superposition integral.
Y(t) = J h(u).X(t-u)du 1.5-1
■ — 00 ■
Replacing t by (t+x) and multiplying by X(t)
00
X(t).Y(t+x) = X(t) / h(u).X(t+x-u)du 1.5-2
— oo
averaging overall t,
. T . T oo
X(t).Y(t+r)dt = X(t)/ h(u).X(t+T-u)du.dtT-*» 2T -T — T  — CO
1.5-3
By definition LHS is:
$w (x) = / h ( u ) . ^  J X(t).X(t+x-u)dt.du
T
xy T-x» 2T -T
= / h(u).$ (x-u)du
J XX
— 00
If X(t) is white noise, power density N2 then
$ (x-u). = N2 6(x-u)xx o
1.5-k
1.5-5
1.5-6
$ (x) = N2 f h(u).6(x-u)duxy o J N2 h(x) o 1.5-7
- 11
1.6 PSEUDO-RANDOM BINARY SEQUENCE
The cross-correlation process involves multiplication and 
requires a delayed version of the input noise. An alternative 
input signal, offering important advantages, is the pseudo­
random binary sequence - PRBS. This is a cyclic sequence of 
binary digits with randomness which approximates a white noise 
signal. Its advantages are:-
(i) Being a two-level signal, it has the greatest possible
energy for a given amplitude.
(ii) It is repetitive and easy to generate.
(iii) Delayed versions are readily obtained.
(iv) The multiplication process reduces to a simple 
switching action.
(v) The test signal is easy to apply since it merely 
requires switching between two levels.
A typical sequence of length M = 15 is:'
0 0 1 1 0  1 0  1 1 1  1 0 0 0 1 Repeat 
(See Appendix A for PRBS generation).
If the binary "0M and "l" levels are treated as numerical values 
of +1 and -1 respectively (Fig. l-5a) then the following 
randomness characteristics can be demonstrated:
(i) The algebraic sum of +1 and -1 levels is exactly -1.
(ii) As a consequence of (l), the mean value of sequence 
is -1/M.
(iii) The ACF of the PRBS, Fig. l~5b, possesses the 
desirable shape. It is maximum at x = 0, falls 
linearly with |x| to a small negative value at
-12 -
|t | = At and stays constant at that value for all
At < |t | < (M-l)At. If the arbitrary units were replaced by
a normalised scale, then $ (0) = 1 and -1/M
XX
elsewhere. As M is increased, abetter approximation 
to the impulse function is obtained.
Taking the above sequence as an example we see that:
(i) There are 7 levels of +1 and 8 of -1.
(ii) The average is -1/15.
(iii) There are 1* isolated +1 or -1 levels of length 1,
2 of length 2 and 1 of length 1, plus 1 of length 3.
(This property is only approximately true for short 
sequences.
(iv) If two such sequences (zero shift) are multiplied 
together, all the 15 products are +1 giving an 
average of unity. For a. non-zero shift, there will 
be 8 products of -1 and 7 of +1 giving an average of 
-1/15. Since the sequence is cyclic the pattern will 
repeat every 15 clock periods.
.7 PRBS AMPLITUDE SPECTRUM
The auto-correlation function contains the same information 
concerning a time varying signal as the power spectrum of that 
signal. Therefore, if one is known, the other may be found.
The two equations are known as the WIENER-KHINTCHIHE relationships. 
They are:
00
$ (t ) = —  f G (w) .cos(a)x)du) xx 2tt j xxo
00
G (to) = bf $ (t ) .cos((Dx)dT 1.7-2
XX XXo
where ^xx(w) power per Hz (not radian), and is defined for
non-negative frequencies only (one-sided). This is the power one 
could measure using a one hertz filter.
1.7-1
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It follows that the mean square value of X(t)
t2 = $ (0) = —  f G (o))do)xx 27r xx 1.7-3
where the lower limit of integration 0- means that the mean 
value of X(t) given by
CH­
I’ G (u))do) 
0-  * *
1.7-^
must he included. The mean value y will appear in G (w)
X XX
as a Dirac delta function at zero frequency.
The ACF for PRBS, Fig. l~5h, may he considered to consist of
oM+1 a^-rr- — —M
0 MAt-At ~ At
and a DC equal to -a2/M, where "a" is PRBS amplitude,
Row consider a simple waveform as follows
2 a -----
0 0 At
Its auto-correlation function
* (0) =xx M
MAt
$ (At < It I < (M-l)At — 0vv I I *XX
$ (0 < |t | < At) = “  (l - ~ )xx 11 M At 1.7-5
and the function is even. Hence the ACF triangular shape for 
PRBS is identical to the ACF of a pulse train just considered. 
The ratio of their respective amplitudes is
a2 M + 1 / M /
Ha2
M
M + 1 1.7-6
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For M = 39 the ratio is 1, i.e. the two ACFs are identical.
For M > 3 ve note the greater relative power of PRBS. It
follows that a pulse with a peak-peak value of a/M+1 will 
have. the same ACF and hence power spectra as the triangular 
part of the PRBS ACF.
The Fourier series is given by
A 00 CO
F(t) = —  + Z A .cos(nant) + Z B .sin(nant) 1-7“ 7d -, n 1 n n 1n=l n=l
For an even function the last term is zero
.T
and A = m l F(t) .cos (nan t)dt 1.7“8
n 0
Thus for the equivalent pulse train and hence for the PRBS, 
the harmonic amplitudes are given by the coefficients 'A .
They are:
P ' At/2 
An = MAt 2 1  ■. FCt).c°s(nu1t)dt
lia^ i+a , ....
= 008
_ 2a/M+l sin(nir/M)
M . mr/M
The Fourier term Aq/2 is given by the mean value of the 
waveform. For a PRBS, it is ±a/M. For convenience choose a 
sequence with a positive mean value.
the Fourier series is
.• •
\ a . 2a/M+i sin(niT/M) , 1 . n ^
X  t = —  +   —  Z ---- -777— -  cos n(ont + 0) I.7-IOM M n mr/M 1n=l
Since in this derivation, the phase information of the original 
PRBS time function was lost, 0 cannot be determined.
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The envelope of the amplitude spectrum
A(n) = . sin(n£M n = 1, 2, ....
M mr/M 9 9 9 1
and
A(0) = |  1.7-12
and the.peak value of the envelope is
A(l) = 1.7-13
1.8 CORRELATION AS A FILTERING PROCESS
The correlation function is given by
V (T) = X(t).X(t + x)dt 1.8-1
If X(t) is PRBS and Y(t) is sinusoidal noise, E cosrnt, 
then substituting equation 1.7“10 for X(t)
Eamn /M+l “ . / /..v 2tt/o)t 
t \ 1 „ s m  nir/M t /. ,9 (t) =     Z  777-- J cos n(m_t +9).cos co(t + x)dtxy ttM . mr/M * 1n=l 0
Earn.. 2Tr/an
+ --■ . ■ ■ f cos a)(t + x)dt 1.8-2
2-itM o
Since X(t) has a period of 2tt/u)^9 we integrate over the 
range 0 to 2tt/o)^ .
CASE 1 - a) = 0
The first term vanishes since its integral is zero.
Earn.. 2Tr/au '
* (t ) = 1 at = ^  -1.8-3• * xy 2ttM ^ M
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CASE 2 — 03 = *, n = 1
The second term vanishes. 
t Earn /m+1 2tt/u)
. . $ (t ) -  ---- / cos (out + 0).cos an (t + x)dt
xy ttM o 1 1
Ea/M+1 f , o’ i- --——  cos (ont - 0) 1.8-4M 1
. Ea/M+1 . o ^and ¥ = — --  1. o~5
V2 M
CASE 3 ~ w = Moj^  n = M -
Both terms vanish.
$ (t ) = 0 1.8-6xy
CASE U - to - 28(1)^  (i.e. approx 0.^5 f clock if M = 63) n = 28
The second term vanishes.
Earn /M+1 . Q . 2Tr/a)1
$ (t ) =  ---- . ./ cos28(o) t + 0).cos28co (t+r)dt* * xy ttM 28ir/M ^ 1 1
If M = 63
$ (t ) - 0.7 cos28(a) t - 0) 1.8-7xy M 1
and ■
¥ = ■Ea0*»P^ ' 1.8-82M
It will he seen now that any frequency, harmonically related to 
0)-^, is multiplied hy the appropriate spectral line. The product, 
which consists of the sum and difference frequencies, is then 
passed through a t
| / F(t)at 
0
filter, whose frequency response function is
sin(coT/2)
o)T/2
where T = 2tt/oj^ s and a delay of T/2 has heen omitted.
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For to = nu3^  the sum 2no3^  is always completely rejected 
since the integration time T is a multiple of T/2n, i.e. 
the ratio is 2n.
The difference frequency is zero and therefore suffers no loss 
in passing through the filter.
CASE 5 ~ to = 1 . 5 ^  i»e* to - nc^
The simi frequencies are 2.5to^  3.5to^  H.5m^
The difference frequencies are -0.5o)^ 0.5to1
Since the filter cuts at O.U^ o)-^  it may appear that
rejection is achieved. Unfortunately, this is not the case. The 
attenuation at ±0.5to-^  is small and since all the other frequencies 
fall on "top" of the sidelobes of , the mean sum of the
output power is equal to that given by the envelope of
(sin(o)At/2)V , '
— ) at “ = 5“r
No formal proof of this will be given, but experimental evidence 
will be found in Chapter 5.2.
1.9 RESPONSE TO WHITE NOISE
The correlation process may be regarded as a filter with a 
frequency response function
_ ,r sin(d)At/2) -ju,\t/2 
H(U) " K oAt/2 -e 1-9 1
where K is the peak of the envelope. It is conveniently 
computed from the ratio of the RMS values of the correlator 
output due to a sinusoidal input Y(t) at Hence dividing
eqn. 1.8-5 by E//2 yields
IT _ Is. _ E a ^ ia  /  E _ M T  ■_ a Q_„
Vy  /2  M 21 "  ,^T y
- 18 -
1.9-^
Since random noise is best described in terms of power, we 
compute the square of the frequency function;
If A(oj) = |H((o) | then
* *< “ ) ■ i f  ! • «
If noise power density is N2 per hertz, then filter output 
power (mean square value) is
N2 °° a2N2 09/ . . N\o
a2N2 a2N2
_  O JT_ _  O
2ttM ’ At 2T
It follows that the RMS error in the CCF is
a N
Y = -?=£■ 1.9-5
e / 2T
or, since the ACF strength is a2At, the RMS error in the 
impulse response is
¥ N
a2At ” aAt/2T 1.9-6
and averaging the data over fqf sequences,
= i -9-T
This is the RMS.error in' the impulse response function due to 
white noise volts per Hz at the correlator input.
A possible objection to the derivation of these results is as 
follows: a tacit assumption was made that noise frequencies,
which are not harmonically related to cu^ , will obey the
sinx/x scaling. It should be remembered however that white 
noise seen through a square window, length T, is no longer 
"white”, but consists of Fourier components 2mr/T = nco^  
(BENDAT9, p.287)s with power N2Af = N2/T scaled by (sinx/x)2 
A discrete summation of the power .in these spectral lines gives 
the same result as the continuous summation used above.
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1.10 EFFECT OF SLOW OPERATIONAL SIGNALS (DRIFT)
If these signals vary slowly in relation to T, the test 
period, then we may use the approximation
F(t) = A + Bt + Ct2 1.10-1
where Aj B and C are constants. ■ BARKER21* showed that if 
the PRBS is modified to give a zero mean value sequence S(t) 
according to
S(t) = X(t) - g  1.10-2
and a PARTICULAR PHASE of X(t) is used, the correlation 
process fully rejects the constant and the linear terms A and 
Bt. The effect of the second order term is to produce a 
constant offset in the CCF. This offset can he minimised by 
using a preferred sequence. (For a 6 stage shift register, 
the preferred PRBS is given by feedback connections from 
stages 1 and 6).
The unique phase is given by 
M
X i.sgn(X.) = 2  1.10-3
i=l 1
where N is the shift register length.
Subsequently, REAM25 proved that such a phase exists for every 
maximal binary sequence. The starting point has also been 
defined►
1.11 ERRORS DIRECTLY ASSOCIATED WITH PRBS
ACF OF NON-ZERO WIDTH. The finite width of the ACF is directly 
associated with the finite pulse width At.
The triangular ACF may be considered as the sum of three ramps, 
(ref 6, p.82)
(l) t ( t + At), slope ~ ■ ^ -1 ^
- 20 -
(2) t(-r), slope -2 —
(3) t(t - At), slope a
If R(x) is the system’s ramp response, then the CCF will he 
the sum of the responses to the three ramps.
* -(x) = ■a-2^ l) [H(t ■+ At) - 2R(x) + E( t - At)] 1.11-1
Expanding HHS in a Taylor series gives
^ ( t ) = a2(l^ 1)At [h(t) + ^ -h''(T) + ^ - V " ( r )  + ....]
1.11-2
From which the error for x > At is . ‘
he(T) = ^h"(T) +||^h""(T) + ... 1.11-3
For x = 0, a separate Taylor expansion arises from considerations 
of physical realisability, i.e. ramps (2) and (3) are zero for 
x $ 0. Hence for x - 0, only the first ramp contributes,
‘ V 0) = tE(T + At)]x=0 1-11'lt• •
= [R(t) + AtR'(x) + R"(x) + —  E'"(t ) +....]
1.11-5
and since R(o) = 0 and R’ (o ) = H(o) =0,
V o) = a2(^ M )At[h(0) +f b'(0) +^h«(o) + ...] 1.11-6
. . h (o ) = 2 aZ(M+2_)/it 4xy^°^ ~ ~3 h " ( ° )  _ • • •
1.11-7
he(o ) = —  h '( o )  + | |  h " (o )  + . . .  1 .1 1 -8
EFFECT OF THE DC COMPONENT
CO
$ (x) = f h(u).$ (x - u)du 1.11-9xy J0 xx
- 21 -
For the DC term alone
=  / h(u). (- — • )du
^  0
= “ IJf I h(u)du 
0
a2
= — —  H(oo) where H(t) is the step response^
where K is the system gain constant.
$ (t ) will settle at -K a2/M.
• • xy
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CHAPTER 2
SYSTEM CHOICE AND EFFECTS OF DIGITAL TECHNIQUES
2.1 SYSTEM CONSIDERATIONS
The success of any product depends on its usefulness, and this, 
in the field of measurement is judged in terms of speed, 
accuracy, noise rejection, portability and cost.
The electromechanical systems, for which this instrument is 
intended, have settling times in the range of 1 to 20 seconds. 
Assuming a horizontal resolution of 1 point per mm, 100 points 
fill a 10 cm CRO screen.
If a real time, serial correlation strategy were adopted, then 
for the 20 sec system, it would take 2000 second, i.e. over half 
an hour to compute one response. With noise present, a multi­
period integration becomes necessary and, it would take several 
hours. Hardly a fast measurement.
Parallel correlation strategy is therefore necessary. This 
could be done with 100 parallel correlators, one for every 
point as in Fig. 2-1. For a noise free, 20 sec system, it now 
takes 20 secondssettling time plus 20 seconds measurement. With 
multi-period integration, we have 20(q + l) seconds where a is 
the number of periods.
However, objections are strong and numerous. For example, 
providing 99 delay blocks, requires k95C shift register cells, 
every block of different length. Alternately, combinational 
logic may be used, see Appendix A. Again a major task, both to 
design the 99 different logic circuits and to produce the hard- - 
ware. Still another possibility is to use 99 slave PRBS 
generators, started in sequence by a single pulse going down a 
99 long shift register. Still a big task.
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Integrators too, present a major problem. Assuming integration 
of up to 25 periods, the total time is 500 seconds. Choosing 
a capacitor of 5 yF (already its physical size is objectionable, 
since there will be 100 units), a 10 V swing, and 10 mV (0.1% FSD) 
error, the operational amplifier bias current must not exceed
T _ C.AV _ 5«10~^ _ «
^)(max) ” T ~ 500 100 pA
(Bias current spread is large, say 10 : 1, hence no significant 
cancellation. Integrator In could have almost zero error, 
while l(n + l) full 0.1% error).
This is not available with bipolar technology. Field effect 
types could meet this requirement, but they are of hybrid 
construction. In consequence, their bulkiness and cost (about 
£6 each) make the approach unattractive. The associated amount 
of discrete components is large, e.g. to cater for 20 : 1 
dynamic range with /2 spacing requires 10 components per 
integrator, which is 1000 total plus 100, 10 way switches.
Clearly a better solution is required.
.2 THE CHOSEN SYSTEM
The system finally adopted, and implemented with minor 
modifications, is shown in Fig. 2-2. It is based on a digital 
computer software (WILLIAMSON10) and justified by large 
reductions in the price of digital integrated circuits, coupled 
with prospects of relatively cheap M0S memories.
The operation in principle is as follows
System's response to PRBS is stored in a memory. Then, with the 
aid of an auxiliary identical PRBS generator all ^^(t) values 
are computed serially. Using binary serial arithmetic, the 
computation time is approximately M2*word length /fe. Assuming 
fc = 1 MHz, M = 63 and word length of 12 bits, we have 
0.05 seconds.
-  2k  -
A block diagram of the final system is shown in Fig. 2-3.
PRBS length is 63. The ’Y 1 store works in conjunction with 
the 12 bit Parallel Adder and the Temporary Store/Parallel 
to Serial converter. The function performed is averaging of 
data over 'q' periods of PRBS. There is no specific counter 
for addressing. Address for both stores comes directly from 
the PRBS (l) generator, which, using a 6 stage shift register 
with suitable feedback, goes through exactly 63 different 
states, and therefore simultaneously acts as a counter. The 
counting code is of no significance.
The 'qf divider produces a submultiple of C^, the PRBS clock, 
see Appendix I.
2.3 CHOICE OF PRBS LENGTH
Assuming all ’M 1 lag values are used, the window length is M.
It is usual to choose sufficient length so as to display the 
CCF "tail" clearly, say the last third-of the trace. Assume 
a damped oscillatory system such that approximately 2 cycles 
of oscillation cause the response to fall to a negligible level. 
Making some further allowance for resolution between window 
ranges, there may be 2 oscillation cycles occupying only half 
the display. For M = 63* each cycle is represented by l6 points. 
Hence, 8th harmonic is the highest frequency observable. If the 
window is filled, the figure improves to l6th. This may be 
considered inadequate. However, this choice is made initially 
largely on economic grounds. With field experience and hopefully 
cheaper MOS memories in the near future, it is subject to review.
2.k DIGITAL CORRELATION FUNCTIONS
In order to correlate Y(t) with aX(t) in discrete form, we 
might approximate integration by a summation;
M-l
$ (t ) = ^  £ X(iAt - x).y(iAt) 2.^-1
^  i =0
- 25 -
Replacing Y(t) by aX(t), we produce the digital 
autocorrelation function
2 M-l
^ ( t )  = i X(iit - t ).X(iAt) 2.4-2
i=0
If X(t) is PRBS, a closer examination of this function 
reveals that, unlike its analogue counterpart, it has a 
rectangular shape as follows
a*-
/
1
1
1
1
1
I..
1
I
l
i T..V
a2/M i 1
2 2
The symmetry around x = 0, MAt,  implies that middle
value sampling is used. It will be noted that despite a poorer 
integration algorithm, the resultant ACF is actually closer to 
a true delta function than the triangular shape with true 
integration. ■
CCF ERRORS DUE TO THE RECTANGULAR ACF
Removing the -a2/M bias, the rectangular ACF is 
a2 (M+l
M
0 I-At 0 At
2 • 2
T
Treating the ACF as the sum of two steps, the CCF is given by
$xy(T) = [H(t + At/2> ” H' T ' At/2)] 2‘5_1
For x > At/2 the Taylor series expansion gives
* (t)
xy x>At/2
2.5-2
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Since H ’(t ) = h(x), the impulse response,
$ (t )
xy
Hence
a2(M+l)At. . . + Ab^ . , , + ■ Atlf hlv(T) + 1
T>fit,2 M 1 U; 24 ' . 1920 KXl
2.5-3
a2(M+l)At 24 h"^T  ^ 1920 h^ T)
and the error in the computed impulse response
2.5-4
he(T) = h"(T) + 1920 hlV(T) +    2’5-5
For x = 0, H(t - At/2) is zero by definition.
‘ V (T) = a2(M+l) H(t + At/2) 2-5-6 .
= ^|±ii[H(T) +f E-(t) +lif g 7 H"(T)
A 4- 3
+ 8ifrrH ",(T) + ••••• ] 2-5"T
• , \ a2(M+l)Atr, / \ . At , ^ . At2 , „ f \ i
.. V  5 = — 2M [h(°) + T h (o) + ~sk h (o) ••••]
2.5-8
since H(o) =0.
h(o) = 2 a2rM+iTAt V o) _ t h’(o) - Hrh"(o) _ •
2.5-9
Hence
4e(°) = Tph'(.o) + - ^ T h"(°) + •••• 2.5-10
Comparison of error for the two shapes shows that the rectangular 
ACF is superior. For non-zero t, the principal error term is 
halved and the convergence is higher. For t = 0, the principal 
error term is 33% lower and the convergence is again higher.
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2.6 THE "HYBRIDM CORRELATION ALGORITHM
The Rectangular ACF is not a, mathematical fiction. It can 
readily be measured by a email simulation on-papar- of say 
a 7 "bit long PRBS sequence. Using ’t * increment of perhaps
O.lAt, sufficient resolution is obtained. Eq. 2A-1 can be 
mechanised and used on a simple network such as 1/(S + l) to 
prove its validity. Unfortunately, because of a tacit 
assumption made, the rectangular ACF is of very limited use.
The assumption was that Y(t) is noise free. Now, if the 
time interval between samples is At seconds, then the 
sampling rate is 1/At samples per second. The useful data 
will be from 0 - l/(2At) hertz, since frequencies in the data 
higher than l/(2At) will be folded back into the lower,
0 to l/(2At) range, and so confused with data in this lower 
range. This effect is known as aliasing (BENDAT9, p.278).
Since in a practical environment, noise is common, a filter 
cutting at l/(2At) is highly desirable.
Consider again the CCF
T
V (T) = T ^ X(t " T)‘Y(t)dt 2'6~1
If X(t) is the PRBS reference phase, the following expression 
may be used:
M-l (n+l)At
$ (t ) = § I sgn(X (t - t ) ).—  / Y(t)dt 2.6-2xy M _ n At J A,v n=0 nAt
The definite integral is equivalent to a rectangular impulse 
response as follows:
0
At
t
■>
and by Fourier transformation
it (a, a - sin(o)At/2) -jcoAt/2 o 6-*
wAt/2 ‘ 3
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This function cuts off at 0.^5/At, Fig. 2-k. Although side 
lobes are present, their peaks are within the 6 dB/octave 
asymptote. It has been shown by TAVARES13that although it is 
inferior to 2nd and higher order filters, the switched 
integrator is superior to a first order RC filter.
The hybrid formula just considered, calls for the retention of 
an analogue filter in the form of a switched integrator 
operating over the range of At. Since it is a special case 
of a formal definition of correlation, substitution of PRBS 
for both X(t) and Y(t) will produce the standard (Triangular) 
ACF of Fig. 1-5. .
The earlier objection to an analogue integrator was on the 
„ grounds of very long integration time, up to several hours.
It will be seen from the table in Fig. 3-2 that the longest 
At is 0.35^ seconds, and by using Only two such integrators,., 
working alternately, there will be no need for a fast readout 
(and resetting). Hence a much cheaper ADC.
There are four other modifications:
One is the almost arbitrary choice of advancing Y(t) instead 
of delaying X(t). The second is to set the reference phase 
amplitude a =1. In consequence the ACF is now proportional 
to ’a1 instead of ’a2'. To account for this, in future ’a^’ 
will be used for the reference phase PRBS(2), and ’a^’ for 
PRBS(l). The third is a constant IK’ to account for machine 
scale factors K^, K^; and the fourth is the addition of 
Data Averaging capability over *q’ sequences.
Hence the ACTUAL function computed by the machine is the RHS 
of
K1K2 “Z1I sgn(X(nAt)) .• 
n=0 r=l (n+m)At
(n+l+m)At
Yr(t)dt 2,6-k
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The implementation is in two parts
(1) Real time operation
During this phase the system is excited by the 
analogue PRBS(l) and the first 63 values from the 
integrator are added to ZERO and then placed in 
the 'Y! store. If the averaging index ’q 1 > 1, 
then 'q' sets are added together and stored. The 
scale factor 1/q is conveniently introduced later.
(2) Arbitrary time computation
This operation makes use of a much faster clock 
'C'. The reference phase X(t) is generated 
(PRBS(2)), while PRBS(l) shift register is only 
used to operate addresses. The (mAt) time shift 
is introduced by means of an extra shift pulse, 
generated by the Control logic. This is possible 
since ’m ’ is an integer.
2.7 DIGITISATION
Data, both X(t) and Y(t), is now required in digital form,
i.e. discrete numbers. It will be shown later that the reference 
phase X(t), which exists in a digital form of 'O' and ’l 1 logic 
levels, is directly usable. The system’s response Y(t), having 
passed through the switched integrator and having been 
statiscised, is available for conversion into digital form. This 
process involves quantisation, since, regardless how fine the 
scale, a choice between two consecutive numbers must be made. The 
error thus introduced, may be considered by using an equivalent 
circuit:
Y(t) Infinite 
Resolution Processor
XE
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where 'W1 is the weight of one LSB. The waveform, E(t) 
which depends on Y(t), is not readily predictable. In the 
extreme case, if it happened to be another PRBS of delay ’D ’, 
the result would be an ACF of magnitude W/2 at m = D. At the 
other extreme, if it became a small clock waveform, it would 
be rejected.
For the purpose of estimating the probable maximum error, it 
is reasonable to assume that E(t) is again pseudo-random, 
but not correlated with the reference phase. On this basis, 
equations I.9-I and 1.9-2'predict y/vi attenuation. Hence, 
the estimated noise due to quantisation,
, W W 0 _ .
*xE *  ^  = 8 2 -T -1
If. *W* is interpreted as a percentage of full scale, e.g. 1.6$ 
for a 6 bit converter, then a p^ -p noise of 0.2$ of FS may be 
expected. For a 10 x 10 cm CRO display, this represents 0.2 mm 
and may be acceptable, particularly for the ACF, CCFs however, 
will exhibit lower peak values, and some post correlation 
amplification will be required. Hence the choise is a standard 
inexpensive 8 bit package.
The p-p quantisation noise is now,
0.hK2/8 = 0.05K2 $ FS 2.7-2
where K2 is post correlation gain.
2.8 NOISE REJECTION
To test the chostn system for noise rejection, a white noise 
will be applied. For = q = 1, the CCF for the system is
a0 M-l . (n+l)At
r  (t ) = -rr 1 sgn(x (t - j. Y(t)at 2.8-1xy M _ ° n At J A,^ n=0 nAt
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For a white noise input, the sgn(Xn(t)) does not affect the 
result, and we may write
a M-l (n+l)At
■ * = -IT E At / 2-8-2n«=0 nAt
where Y(t) is the noise. The function represents the 
addition of M consecutive outputs from a filter,
with noise Nq at the input, and a scaling factor a^/M.
Summation energywise yields,
a2 N2 N2 a2
— — — JL = . P... 2 2.8-3
2ttM * At 2T
This result is identical to that in the purely analogue case, 
eqn. 1.9_U.
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CHAPTER 3
DESCRIPTION OF CIRCUITS
3.1 GENERAL
Unlike the standardised digital elements, the discrete analogue 
circuits are characterised by a much more laborious tolerancing 
problem. Initial accuracy can usually be catered for easily by 
a preset potentiometer. Stability, however, in general, is a 
much more complex problem. This subject is further expanded in 
section 3.2, and some examples of a practical approach are given. 
In later sections, only the more important or unusual features 
will be high-lighted.
In the case of digital circuits, it may again be assumed that 
such routine aspects as power supply tolerance, fan out rating, 
etc., have been covered. Virtually all the units used are the 
standard 7^00 series.
For professional analogue work, three general references are 
given. Two books by DUMMER16 deal with the characteristics of 
resistors and capacitors, while MORRISON17 considers the 
techniques of grounding and shielding.
3.2 THE MASTER CLOCK
The functional requirement of this circuit is to provide a 
frequency output in a form compatible with digital integrated 
circuits.
Frequency stability of about 0.025$/°C is considered desirable. 
If the frequency is sufficiently high, it can also be used 
directly to drive the display waveform generator. It can be 
demonstrated that with a standard CRO tube (P7 phosphor), a
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good display (absence of flicker) requires at least 50 sweeps 
per second. Since there are 63 points per sweep, this calls 
for a minimum of 3 KHz clock.
From considerations of a possible Fast Fourier Transformation, 
a 6k point set is desired. (Lag 6k might be "created" by 
repeating lag 63. The CCF display will simply be short of the 
61*th dot). With this modification, a 1 second window requires 
6k Hz clock, and the fundamental Fourier component f^ is 1 Hz. 
With 6 stages of binary division a frequency of 1*096 Hz is a 
reasonable choice.
Since 2:1 window resolution is too coarse, a /2 :1 is a natural 
choice. This is done by adding a second mode at 1*096/2” Hz, i.e. 
5792 Hz. The two modes are used in conjunction with binary 
dividers according to the table in Fig. 3~2.
The emitter coupled multivibrator, shown in Fig. 3~la was chosen 
mainly because only one capacitor determines the frequency. It 
is a simplified version of the BOWES circuit, (DAKINllf and COOK, 
P. 5.1)-
An approximate expression for the frequency may be derived as 
follows: Assume ideal transistors, including zero base-emitter 
voltage. Note that the transistors never saturate, and otherwise 
conduct or cut off alternately. All voltages are with respect 
to ground. Fig. 3~lb shows a simplified circuit, relevant to 
this derivation. Define V as the collector voltage of Q1 just 
BEFORE it switches to OFF. Hence Q2 is OFF, but about to come 
ON (just before the end of period T2).
Eliminating 1^ and solving for V yields,
R P - PR (P + R )
V = E — -^ -(R-J T-iT ) —  = KK 3-2-3
As Q2 comes ON, voltage ACROSS the capacitor is V, and the
equivalent circuit and waveform at the emitter of Q1 is shown
in Fig. 3_lc. The Q1 emitter now follows the exponential given 
by
(E/2 - V + E) exp (-t/CR1) - E 3.2-U
Setting this to zero and solving for 'tf gives,
T2 =: loge(3/2 --K) 3.2-5
As Q1 comes ON, voltage ACROSS the capacitor is E/2 and the 
equivalent circuit and waveform at the emitter of Q2 is shown 
in Fig. 3~ld. Q2 emitter now follows the exponential,
(E/2 + E) exp (-t/CR2) - E 3.2-6
Setting this to V and solving for 't* yields
T2 = CE2 lQSe 2 0 ^  3.2-7
f = ij-'VY " 3‘2"8
1 2
With the values shown in Fig. 3“lb
T^ = 0.85 m.sec, ^  = 0*86 m.sec
/. f = 5850 Hz
A convenient way to set up the circuit, is to add small
capacitors to either Cl or C2, so that the two modes give a
frequency RATIO of /2. Then adjust RV1 (adding SOT shunts 
if required) for the CORRECT frequency. The ratio will 
remain unchanged.
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To achieve the required stability, one could compute all the 
parameter sensitivities according to
Y oT 
T * dY 3.2-9
where T is the output variable (frequency in this case), and 
Y a parameter, such as R^. Then specify components of adequate 
stability (time, temperature), taking advantage of any cancelling 
effects, particularly as regards temperature. The choice, 
however, is further complicated by considerations of price, 
availability, environment, etc. Finally, tests should be carried 
out to check the calculations. Altogether, a big task, even for 
a small circuit. Computer aided design is sometimes used but it 
is common to rely much on experience and perhaps a little intuition, 
to guide one quickly to a probable solution. Then apply some 
selective tests in relation to suspected critical parameters.
As applied to this circuit, the expressions for T^ and T2 shows 
direct proportionality to capacitance. Hence, polystyrene types 
are specified. These exhibit a temperature coefficient of 
-150 ± 60 ppm.
Resistor Rc is suspected of a near M111 sensitivity. A known 
change introduced by means of RV1 resulted in
Therefore a metal film type is chosen. The standard temperature 
coefficient is ±50 ppm, although special coefficients such as 
+100 ppm can sometimes be ordered.
To check for transistor current gain sensitivity, devices of low 
and high gain are substituted and the sensitivity assessed.
Since the total change due to a pair with approximately 2:1 gain 
spread was 0.3% 5 the result was judged satisfactory.
Sensitivity to power supply is another important test. In this 
case, the frequency expressions imply independence. However, a 
measurement revealed +0.07 for the -15 V line and -0.02 for the 
+15 V line. Since the power supply is of the 'tracking: type, 
the effective figure is therefore 0.05. When related to 0.0!5%/°C,
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the maximum temperature coefficient of the power supply, this 
source gives 7.5 ppm/°C, which is negligible.
Similarly, line regulation of 0.05$ maximum gives 25 ppm 
maximum for 210 to 250 V line change.
Transistors, Q3 and QU, transform Q2 collector output to a 
form compatible with TTL. In this case there are 3 TTL loads, 
an easy task for the output stage.
Sometimes it is desirable to address the store manually.
This facility is provided by the NORMAL/MANUAL switch SH and 
the Manual Clock (push button electronic switch ES, in Fig. 3~la). 
Both are on the front panel.
VARIABLE DIVIDER AND 1q ' DIVIDER
The functional requirement of the Variable Divider is to divide 
the Master Clock, Co, according to the table in Fig. 3-2. The 
12 binary dividers and an 11 way switch SA2, shown in Fig. 3“3a 
perform this function. The front panel marking for this switch 
is 'WINDOW*. It selects value of 'T' from the table in Fig. 3-2.
Wafer A1 will be found in Fig. 3~la. It alternately sets Co to 
5792 Hz and kO96 Hz.
Wafers A3 and Ak select integrator gain, Fig. 3-8.
The 'q.1 Divider, shown in Fig. 3-3b9 generates the submultiple 
synchronised dither. The switch SD1 is ganged with SD2, thus 
automatically selecting the correct averaging index 'q.1. In 
addition, the half clock output is used to control the twin 
analogue integrator. Fig. 3~9* Inverter fG' drives an analogue 
circuit. In the HIGH state, a current of 0.7 mA minimum into 
3300 ohms, i.e. 2.k V is required. Although this could be 
directly catered for by a power gate such as 7^0 s a spare 7^00 is 
used for convenience. The justification will be found in 
reference 21. (as a precaution, the HIGH output state was tested 
for a minimum of 2.5V).
3.1* PRBS GENERATORS (Digital)
PRBS(l)
The functional circuit is shown in Fig. 3_^a. Appendix A 
covers the theory of such circuits. In this case, there is 
a 6 stage shift register, with modulo 2 feedback from stages 
5 and 6. The sequence length is 63. There are 2 inputs:
(1) ADV(l) (right)
It becomes clock Cl in the PRBS mode,
Co in the Time mode during display,
CM in the 11 11 " "
•on MANUAL readout, 
or pulse train C* in the Time mode during computation.
(2) PRBS Reset. Sets the shift register to 000001 state. 
Useful on MANUAL readout and PRBS restart, should the 
All-Zero state occur.
There are  ^outputs:
(1) PRBS(l)
(2) Synchronising pulse SI, corresponding to 000001 state.
(3) Eight address lines for 'Y' and stores. Since the 
7^ 89 memory package used, contains internal address 
decoding, the only extra decoding required is for 
expansion to  ^rows. Hence 2 to k line decoder, Z,Y,X,W.
(H) A1 output. Used in conjunction with SI to detect an 
All-Zero register state.
The resistor-capacitor network requires explanation. The six 
cells of the shift register (D type flip-flops) have a quoted 
propagation delay time to logical *1' of 10 to 25 nanoseconds, 
and to logical ’O ’ of 10 to U0 nanoseconds. Since combinational 
logic is used to detect the 000001 state, it is reasonable to 
expect spikes due to unequal delays. The hazard was confirmed• 
experimentally. Since the spikes are of short duration, 
smoothing should be effective. Noting that there is only one
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TTL load, a 100 ohm resistor is not objectionable. 
Experimentally 330 pE cleared the malfunction. There is no 
objection to raise it to 1 nF, so this value is fitted, giving 
a useful safety margin. Despite its effectiveness, the RC 
network is to be regarded as a temporary solution. The 
intended permanent solution is shown in Chapter 6.
PRES(2) - Fig. 3-^b
The functional requirement of this circuit is to produce a 
replica of PRBS(l), required by Eqn. 2.6-k.
The inputs are:
(1) ADV(2). This is active during computation and consists 
Of the fast clock 'Cf.
(2) PRBS Reset. Used to restart the generator should the 
All-Zero state occur.
There are 3 outputs:
(1) PRBS(2), delayed by one step. The reason for the
delay will be found in section 11 of this chapter.
(2) Synchronising pulse S2 at the 000001 state.
(3) A2 output. Used in conjunction with S2 to detect
an All-Zero register state.
The RC network serves the same purpose as in PRBS(l) generator.
PRBS STALL
A six stage shift register has 6U possible states. One of these 
is the All-Zero state, which is not part of' the M-sequence and 
if it occurs it must be forcibly removed. The presence of the 
All-Zero state is given by STALL = A B C D E F = A S ,  where S 
is the synchronising pulse. If only one STALL signal is to be 
given for either generator (l) or generator (2),
STALL = A., S„ + A -S«1 1  2 2
Fig. 3-5 shows the logic diagram plus the RESET switch, SE.
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3.5 PRBS ANALOGUE CIRCUITS
The general operational requirements are to provide up to 
±10 V (amplitude al) at up to 1+ mA of true PRBS, or modified 
by the addition of clock submultiple Cl/q. The circuit is 
shown in Fig. 3-6. The operation is as follows:
Assume RV3 is set to zero. Gate ' Gf is a high voltage, open 
collector type, switching the junction of R^ and R^ to either 
zero or +10 V approximately, depending on the value of PRBS(l). 
It follows that Q1 and Q2 act as a changeover switch, delivering 
±3*3 V to potentiometer RV1. Buffer amplifier A^ removes 
loading by Rg, and if Q3 is ON, A^ output is analogue PRBS.
Its amplitude is one volt per kiloohm of RV1 setting, i.e. 0 to 
±10 V.
Circuit performance may be considered in terms of
(1) Symmetry
(2) Amplitude accuracy
(3) Rise time
Assymmetry is equivalent to a DC offset. Its maximum value is 
estimated as follows:
Disconnect RV1 since it does not affect symmetry. Resistors 
R^ ,,_,£-,^  are 0.5$ tolerance, hence their contribution is 0.67$
max. Q1 and Q2 exhibit saturation voltage of approximately
30 mV, easily matched to 15 mV. Hence transistor contribution 
is 0.2$ max. Power supply contribution is 1$ max. Therefore, 
the total is 1'. 87$ maximum, which is similar to the mean value 
of PRBS, i.e. 1.6$. The measured figure was approximately 0.1$.
Amplitude accuracy was given low priority at this stage. For 
this reason, a single turn potentiometer RV1 is fitted. It has 
a semilogarithmic law for satisfactory resolution over the 
whole 0-10 V range. Field experience should help to decide the 
form of this control, e.g. if a 1$ accuracy is desirable, RV1 
would be replaced by a switched attenuator of 1$ linearity and 
perhaps 3 db resolution. The accuracy could then be set by 
trimming Rg.
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The rise time is determined almost entirely by the amplifier 
slew rates. Buffer A^ is a spare circuit from A-D converter 
and no figures are available. For the 7^1C a typical figure of 
0.5 V/microsecond is given. Measured value for the whole 
system is 0.3 V/microsecond. This is negligible in relation 
to the shortest clock period of 11.1 m.sec, with amplitudes 
up to 10 V.
Plates (2) and (3) show the PRBS together with typical responses 
of first and second order systems, respectively. The bottom 
traces are the PRBS synchronising pulses, SI.
Amplifier A^ is a much later addition, but performs a similar 
D-A conversion for the clock submultiple Cl/q. Although zener 
diodes ZD1 and ZD2 are operated here at 0.35 mA, which is far 
below the 5 mA test level, it is known from past personal 
experience that the 8V2 units with their very sharp knee are 
completely satisfactory for such operation. The two units were 
matched at 0.1 V. See also "Further Ideas" in Chapter 6.
RECEIVER INPUT STAGE
An early design of this stage used a FET unity gain buffer with 
a 20 Mohm gate leak resistor. However, experience showed that 
the circuit of Fig. 3“7 is a more satisfactory arrangement. 
Although the input resistance is now only 1 Mohm (shunted by 
about 1*0 pF due to the screen), it provides three other facilities
(1) An Auxiliary Input terminal (rear panel) at the same 
significance as the Normal Input.
(2) Adjustable bias. This control enables Nulling of up 
to ±10 V DC at the input.
(3) Gain (K^). The range is 0 to 20 db.
The operational amplifier is an inexpensive FET monolithic 
unit, which has only just become available.
In view of the BIAS control, the need for the ZERO potentiometer 
is probably questionable, despite a 90 mV maximum offset voltage 
and 20 db gain. Hence it is not fitted. The reason for Cl, is 
to decouple spikes from digital signals in the cable harness. 
Screening could be used instead. Capacitor C2 limits the system 
bandwidth to approximately 7 KHz, independant of gain setting. 
This is very much greater than k5 Hz, half the highest clock 
frequency, hence it will have a negligible effect on the CCF, 
but will help to reject high frequency noise. The ±10 V bias 
range is limited by the resolution of the 10 turn potentiometer 
RV3 when maximum gain is used. This range may be readily 
extended by means of an additional external bias voltage on 
the Auxiliary Input terminal (rear panel). The sensitivity is 
the same as the Normal Input.
The GAIN control, K^, is calibrated at 0 db and 20 db, i.e. the 
two end positions. The first is determined by the equality of 
R^ and R^9 and the latter by the preset potentiometer RV1.
Sometimes, the system under test introduces inversion. Inverter 
A2 and switch SI (rear panel) conveniently cater for this.
3.7 INTEGRATING SAMPLE/HOLD SYSTEM
Implementation of Eqn. 2,6-h involves analogue integration
_ (n+l+m)At
ir J x(t)dt
(n+m)At
The required output is up to ±5 V. Fig. 3“8 shows the circuit 
diagram, together with the truth table. Fig. 3“9 shows the 
control logic diagram, and Fig. 3'10 the timing diagram. For 
convenience, the timing diagram includes some waveforms 
associated with the APC.
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It will be seen that two identical integrators are used.
and are monolithic FET operational amplifiers forming 
part of integrators I ■ arid-Ig respectively. Their outputs are 
synchronously scanned by FET switches Q5 and Q25 and combined 
by Resistor R ^ is common to both channels and, with the
relevant integrating capacitors, determines the integrator gain.
To correct for various component tolerances, RV31 allows 
approximately ±5% adjustment.
For convenience, the description below refers directly to 1^ 
components. The comments also apply to Ig. The integrator is 
controlled by two switches, Q1 and Q2. Both are located on the 
virtual earth of the operational amplifier. For Q2, the signal 
swing is limited to approximately ±0.5 V* To provide recommended 
operating conditions, the substrate is held to approximately -0.7 V, 
derived from R ^  and drive circuit, comprising Ql+, R^,
Rg and R ^  provides two levels: +0.6 V and -5.^  V, corresponding
to Lg states of ’1* and 'O' respectively. This is ideal for 
BSV 8l under these conditions. Switch Q1 operates in a similar 
manner, but there is no need for diode limiters since the junction 
of R ^  and Q1 is always at virtual earth potential.
Resetting time is determined by Rg and the appropriate integrating 
capacitor. It occupies a fixed fraction of the integrator cycle, 
approximately
10 Rg/R-j; - h% of At
This allows a lot of time for A to D conversion. A 1 m.sec. ADC 
is used. Since the smallest At at present is 11.1 m.sec., there 
is a capability for faster operation.
The scanning switch Q5 is a junction device with low R^g(0N) 
and a 30 V rating. For satisfactory operation, the gate requires 
0 to -15 V drive. This is provided by Q6, D^, R^ and R^ with 
states of ’1 ’ and 10 1 respectively. Diode D^ prevents forward 
bias on the junctions of Q5.
The control signals and are taken directly from lightly 
loaded series logic gates. To operate the switch drivers
correctly in the high state, a minimum of 2.2 V at 0.25 mA is
required. This is within the published limits. In the low 
state, the 0.^ 1 V noise margin is maintained.
The value of R ^  is obtained from
RC = At
For C = 70T0 pF with At = 11.1 m.sec,
R = 1.57 Mohm
This leads to .1.5 M with RV 31.
Capacitors to C ^  should be of polystyrene construction.
It was convenient to choose 10,000 pF for the 1 sec
window. Rote that the ratio (/2) between adjacent units is 
the important criterion.
An integrator cycle, using DC input for clarity, is shown in 
plate U, top. The lower trace is the control signal L^.
ERRORS, OTHER THAR R AND.C TOLERANCE
DRAIN OR SOURCE LEAKAGE CURRENT
The maximum value for BSV 8l is 1 nA (25°C) and 1 yA (125°C) 
at 10 V and -5 V gate bias. For drain leakage, substrate and 
drain are grounded. Referring to Fig. 3~8, the substrates are 
seen to be inverse-biased by about 0.7 V. If the specified 
drain leakage is through the substrate connection, then in the
COMPUTE mode - up to 3 nA DC is injected into VE point 
HOLD mode - ,! " 2 nA " " " " M "
RESET mode - 11 " 2 nA " " " " 11 "
kk -
The Compute and Reset modes may be ignored since the small 
DC offset produced will be rejected by the correlation process. 
The Hold state, however, is degraded by drift of
It/C * 0.3 mV
where t is the conversion time, max 1 m.sec.
Since the converter resolution is 8 bits, the LSB weight is 
approximately kO mV, and therefore the error is negligible. . 
This line of reasoning agrees with the 1 yA leakage figure at 
125°C, i.e. the junction leakage current doubles every 10°C, 
approximately. It will be noted that there is some further 
margin left, since the bias used is only 0.7 V.
Rdg(0N) OF Q1 AND Q2
The maximum value for BSV 8l is 100 ohms, and so negligible. 
AMPLIFIER GAIN
The quoted figure for the RE 536 is 9*+ db minimum, hence the 
gain error is negligible.
Even with R of 
AMPLIFIER OFFSET VOLTAGE
Maximum value for the NE 536 is 90 mV. This will add a DC to 
the integrator output of up to 180 mY, but will be rejected 
down to 3 mV due to the correlation process, hence it is 
acceptable without nulling potentiometers.
If the two amplifiers are not balanced, then operation over 
one sequence will be affected by noise of the same character 
as if a square wave of half clock frequency were present at 
the correlator input. With = 1, the equivalent amplitude 
of the square wave is half of the p-p imbalance. For this
AMPLIFIER INPUT RESISTANCE
The value quoted is 10llf ohms, typical. 
1.5 M the error is negligible
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reason, the instrument is intended for operation over TWO 
sequences (q = 2). A one sequence capability is provided 
for a quick LOOK-IN.
AMPLIFIER BIAS CURRENT.
Maximum value for the NE 536 is 100 pA at 25°C. Again, the 
effect is negligible.
AMPLIFIER SLEW RATE
Typical value is 6 V/ysec. The shortest integration time 
is approximately 10 m.sec. -with a 10 V p-p maximum swing, 
hence the rate is ample.
AMPLIFIER BANDWIDTH
The signal bandwidth is ^5 Hz max. The amplifier gain at 
k5 Hz is still 90 db typical.
Crs - THE COMMON SOURCE, DRAIN - GATE CAPACITY
For BSV 8l the value is 0.5 pF max. Allowing 0.5 pF for the 
PTFE transistor holder, the total,C'rs = 1 pF max. The gate 
swing is 6 V, and the two switch circuits are identical.
R -> C transition 
Q1 -> ON, Q2 -> OFF
Assuming no cancellation, i.e. one switch has zero capacity, . 
the result would be a charge 'q* = AV C’rs = 6 pieocoulombs 
on one of the integrating capacitors, such as C..^  (worst case). 
This gives rise to a voltage of approximately 1 mV max. This 
initial condition will occur on every stroke, hence it is 
equivalent to a small DC offset, and so it is unimportant.
C H transition
Q1 -»• OFF, Q2 no change. Again, it generates a 1 mV DC offset, 
and so is unimportant.
H ->• R transition 
Q1 no change, Q2 ON. No measurable error introduced.
-  k6 -
DIELECTRIC ABSORBTION IN €' - C 2
Polystyrene, the chosen dielectric, is largely free from 
this effect.
Ras(OK) OF Qp
The maximum figure is Uo ohms, hence a possible slight 
unbalance in the two channels. No effect over two sequences,
EXPERIMENTAL RESULTS
The drain and source cut off currents were checked. These 
were below 50 pA (limit of the measuring instrument) on all 
four units.
As a dynamic test, the integrator drift (HOLD state) was 
measured. The rate was +50 mV over 50 sec on the 1 sec window 
for integrator 1 and +60 mV over 50 sec on the 1 sec window for 
integrator 2.
I„„ = -C.AV/AT - -10 and -12 x>A respectively.VE “
These are judged to be reasonable figures.
3-8 A-D CONVERTER AND ASSOCIATED CIRCUITS
Fig. 3~11 shows the circuit and timing diagrams. Its main 
function is to convert the mean values K^Y(nAt), computed by 
the analogue integrator, into an 8 bit digital form. In 
addition, it produces overflow indication.
The chosen converter is an Analogue Devices type ADC-8S . The 
specification and timing diagram are shown in Appendix E.
It is used in the ±5 V mode, without the buffer amplifier.
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In operation, the leading edge of CONV.COM. pulse clears 
the output to the zero state. Simultaneously STATUS goes 
HIGH. The trailing edge of C0NV.C0M. initiates conversion 
of the HOLD state integrator output (via ) * Completion 
of conversion is signalled by STATUS going LOW.
This triggers SS(2), generating a short pulse, MEM ENABLE.
The ADC output, in 2’S complement form, is now passed to the 
Adder in Fig. 3-13, averaged, and placed in the 'Y! store. 
Simultaneously, gates G1 and G2 are enabled, and if the ADC 
output is outside the range -^.88 V to +lu8U V, one of the 
overflow indicators will be activated. Monostable SS(l) delays 
ADC conversion to allow settling time for A ^  in Fig. 3-8.
If the analogue input K^Y(nAt) exceeds ±5 V, the ADC overflows. 
The output code for the ADC is:
represents +5 V -39*07 mV
" +39*07 mV
” 0 V
" -39*07 mV
« -5 v
Note that the true MSB is shown above.
It is convenient to monitor only six bits. For the positive
excursion, overflow threshold is
1 1 1 1  1 1  0 0, i.e. +4.8H V approx.
.V 0(+) = A B C  D E F
For the negative excursion, overflew threshold is
0 0 0 0 0 0 1 1, i.e. -^.88 V approx.
0 ( - )  = A B C D E F
To ensure that only steady state ADC output is acted on, 
additional gating, MEM ENABLE is used. This is the same 
short pulse which opens the ’YV store for writing, and is
A B C D E F G  H
1 1 1 1  1 1 1  1
1 0 0 0 0 0 0 1
1 0 0 0 0 0 0 0
O i l  1 1 1 1  1 
0 0 0 0 0 0 0 0
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generated by SS(2). The two flip-flops memorise any overflow 
excursions. Resetting is combined with LOG DATA command.
The purpose of G5 and the DELAY is to produce a short negative 
going pulse at the leading (pos) edge of the command signal.
Appendix D, circuit 1+, illustrates the action of this circuit.
The pulse width is 85 n.sec (typical). The recommended figure 
for the bistable used, 7^ -7^ 9 is 30 n.sec.min. Gates G3 and Gl+
(751+52) are of the open-collector type, with 100 mA rating.
The lamps are 6 V, 1+0 mA units, and are operated from the 5 V 
logic power supply. G3 and Gl+ are additionally gated by the 
'MODE' so that the lamps operAte only in the PRBS mode.
It will be recalled from Chapter 2.7 that the 8 bit quantisation 
may be expected to introduce ’noise’ of 0.05 K^  FS p-p, at the 
correlator output. To check the validity of that derivation,
the ADC was reduced first to 5 bits and then to 1+ bits and used
on a first order lag. Using a window of 1.1* sec on a 0.2 sec 
time constant, the last 10 points of h(x) are virtually on a 
straight line in a noise free system. The results, in mV, were 
as follows:
5 bits : 1*60 1+20 1+1+0 520 5^ 0 520 1+20 520 560 1+80
1+ bits : 610 1+50 380 610 530 1+50 1+50 1+50 680 530
Since D-A resolution is 10 mV, it can be ignored. It is for this 
reason that the quantisation error was magnified.
The 5 bit test shows ll+0 mV p-p noise.
The 1+ bit test shows 300 mV p-p noise.
The two cases demonstrate proportionality. Allowing for the 
internal gain factor = 1+, the true values of noise are:
11+0/1+ = 35 mV p-p, and
300/1+ = 75 mV p-p
The expected values were, (full scale is 10 V):
5 x 22 = 1+0 mV p-p, and
5 x 2^ = 80 mV p-p respectively for = 1
Hence a very satisfactory agreement.
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3.9 THE 1Y 1 AND , >^l STORES
There are two separate but identical memories, 'Yf and 
The ’Y1 unit stores 63 values of K^Y(t). In the averaging
bit number, and there are up to 16 additions to be accommodated, 
the word length becomes 12 bits.
be used for further processing, e.g. Fourier Transformation, 
and/or for display on the CRO. Consider now 8 bit resolution
100/256 = O.k miu quantisation increments. Such a display was 
tried, but the coarseness was judged objectionable. The 
choice therefore is the next "preferred” length of 10 bits. 
Using an identical arrangement as the !Y' store, i.e. 63 x 12 
bits is somewhat wasteful, but the only memory elements 
available are k bits in length. Hence two identical stores 
were built.
The 7^89 memory is of bipolar construction. It is fast, 
typically 33 nsec access time, but very wasteful of power.
In this application it uses 1.8 A out of 2.7 A total, at 5 V. 
Its speed is not used here and the power consumption is costly 
in money, size and weight. This choice is thus a temporary 
measure, pending availability of MOS units.
The 7**89 package contains 16 words of 1* bits. To increase 
word capacity to 6k, the outputs of packages are ’wire- 
AND1 connected and each memory is enabled individually. This 
is shown in detail in Fig. 3_12. To increase word length to 
12 bits, two extra rows, of packages each, were added.
The value of 'RT, the pull-up resistor on each of the 12 
output lines SI .... S12, is bounded by
modes, it acts as an accumulator. Since 8
The unit stores 63 values of K$ (t). Its content's may
on.a screen 10 cm high. The 256 levels give approximately
R .m m (Kohms)SINK
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3.10
R max
where *N* is the number of TTL loads and *W' the number of 
wire-ANDs.
If allowance is made for a possible expansion to 128 words, 
then W = 8. Substituting from 7^ -89 published data,
R - h'6min 12 -  1 .6 ii
max
Allowing for up to 6 TTL loads,
R . = 1900 ohmsmin
R = 65OO ohms max
Thus 3900 ohms is a convenient choice.
It should be noted that the SI .... S12 outputs are
complements of D1 ..... D12 inputs.
DATA AVERAGING AND STORING
Fig. 3-13 shows the circuit diagram. The averaging process 
may be described by
/v\a  q
Y(nAt) = f  1 “ =0. 2 ••• 62
u r-1
where is the number of averaging cycles, i.e. the averaging 
index. The index 'q1 may be selected from.the set 1,2,U,8 and 
l6, by means of switch SD. Section D2A controls a k stage 
binary counter. Fig. 3-175 thus selecting the value of 'q* while 
D2B, Fig. 3-13j introduces the correct scaling 1/q.
2.6
0.16 + O.OHlI
cc OH , x
'wion V b.o'itH (Kohms) 3-9“2Uxi
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The *Y! values from ADC are 8 hit, 2’s complement numbers.
The sign bit, MSB, is propagated to the additional four 
stages of the 12 bit parallel adder. For r = 1, the 63 
values of *Y* are added to ZERO, and the 'S' outputs placed 
in the ’Y' store. The 12 inverters are necessary since the 
store complements the data.
If q > 1, the shift register acts as a temporary store. 
Sequencially, the 63, 12 bit words from the 'Y1 store are 
placed there to become the augend, and the sum is again 
placed in the now vacant store locations. When the selected 
value of ’q f is reached the process stops.
In the TIME mode during computation of the K$ (t ), the !Y ! 
store is in the READ state (W.E. = l), and the shift register 
is used as a Parallel to Serial converter. The timing 
diagram is shown in Fig. 3-1^.
The LOAD command delay (width of the SS(l) pulse), must be 
sufficiently long to ensure settled store outputs following 
an address change, but must be short enough to complete 
loading of the shift register before Eq goes high. Since 
the ’CV clock period is over 1 ysec (750 kH approx.), the 
permissible range is from about 100 n.sec to approximately 
1 ysec. Hence 100 n.sec. is chosen.
The load pulse is nominally 60 n.sec wide, starting at the
trailing edges of the SS(l) pulses.
Address change timing is also shown. The extra change, 
shown dotted, occurs when-the value of ’m ’ is advanced. In
the PRBS mode, Fig. 3-1^ -a, the same timing of the load pulse
is satisfactory.
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3.11 COMPUTATION AND STORING OF K$ (mAt) 
 ________ ;______________________ xy
The circuit and timing diagrams are shown in Fig. 3~15.
With the 63 averaged values K_^Y(nAt), now available from 
the 'Y1 store, eqn. 2.6-Amay now be written:
ILK M-1 _
K# (mAt) ■ = — rr— I sgn(x(nAt)).Y((n+m)At) 3.11“1
^  n=0
PRBS(2) is the reference phase X(nAt). Recall now that data 
was always placed in the 'Y! store during a clock period AFTER 
the measuring At. A delay of one clock beat has thus been 
introduced. This is why a delayed PRBS(2) is used. Multiplication 
of X and Y is implemented by the exclusive 'OR* gate, Gl. The 
products and the Accumulator contents are passed to the A^ and 
B^ inputs of the Adder, performing conventional serial arithmetic. 
Gates G2 and G3, enabled by E ., preset C , (Q), as required by 
2's complement arithmetic. The truth table is
PRBS(2) S C C  _________  n
0 0 1 0
1 1 0 1
The accumulator capacity is governed by the sum of 63 eight
bit words. Although in general all the words will not be of
the same sign, the special case of autocorrelation creates
such a situation. Hence the accumulator length is 8 +6 = ih
stages. It follows that a group of ll+ shift pulses are
required to pass each ’Y' value through the Adder. Plate p
(upper trace) shows a typical sequence. The lower trace is
E . The calculation of each new K$ (mAt) value is preceded o xy
by a pulse on the clear terminal of the Accumulator. The value 
of ’m' is increased by sending an extra shift pulse to the 
address generator PRBS(l).
Since the 'm1 value and store address are inseparable, the 
computation need not be started at m = 0. The computation, 
when completed, is automatically terminated and the display 
activated by the Control logic.
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By taking the MSBs from the Accumulator, a scaling factor 
of l/(M+l) instead of 1/M is introduced. The slight scaling 
error thus caused is corrected hy means of Fig. 3-8.
It is sometimes desired to clear the display. This facility 
is provided, and when activated, causes C.DISP line to go 
LOW, thus setting sigma output to 'O'. If simultaneously, 
a dummy computation is carried out, the store will be 
filled with zeroes.
In principle, the D-A converter should look at the 10 MSBs.
If this is done, i.e. = 1  and the ACF computed for = 1 
then unity scaling factor results. Thus, if say ±i| V PRBS 
amplitude is selected, then all the circuits run at 80$ of 
full scale and the CRO will show a k cm ACF. If, however, 
first and higher order systems are tested, the CCF amplitudes 
are much lower. Consider a simple lag network l/(S+l). The 
time constant is 1 sec, therefore a window of k/2 sec might 
be used. Hence, from Fig. 3~2, At = 0.088 sec. Let S be 
the strength of $xx T^^9 then
S = a^At (since a-g = l), and
$ (t ) = S.h(x)xy
For the simple lag, h(x) is maximum for t = 0, and h(o) = 1.
$ (o) = a.. At - 0.088a,,xy 1 1
This is less than 10$ of the ACF. Experience shows that a 
gain of k is usually convenient. Hence the edge connector of 
the D-A converter is normally positioned to look at SI ... S10 
of the store, thus setting = U, as shown in Fig. 3~15*
In consequence, for the ACF, the maximum PRBS level is 5Jk = 1.25 V, 
nominally.
Since the store output is inverted (inherent property), a
correction for this is introduced on the D-A inputs. The 
analogue output of the converter is ±5 V full scale, and is
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available externally on a rear panel socket R^ ,, as 
K$^_(mAt). The 2000 ohm resistor prevents overloading the 
DAC by any external fault. Additionally, the same information 
is passed to the DISPLAY.
The DAC-^9 is an inexpensive * general purpose 10 bit converter , 
Its specification is given in Appendix F.
DISPLAY CIRCUITS
These are shown in Fig. 3_l6. The specification for the
Display Unit is given in Appendix G. The purpose of these
circuits, is to provide the Display Unit with waveforms such
that the functions K_,Y(nAt) and K$ (mAt) which are defined
1 xy
ONLY at points (nAt) and (mAt) respectively, are displayed 
only at those points, i.e. as a series of dots.
This is achieved by a staircase waveform for the X axis
and blanking pulses for the Z axis (brightness). In the 
TIME mode, the active clock is Cq or C^ corresponding to
NORMAL or MANUAL mode respectively. (Any computation
performed is temporary, and for display purposes will be 
ignored.)
When S^ occurs, the binary divider is Reset to the All-Zero
state. Diodes Dn - D^ conduct, while D„ - -Dn 0 are OFF,
1 b • ( id
mainly due to Q1 base potential. Hence Q1 collector current 
is zero. Due to POSITION bias on -X input, a dot appears 
near the LHS of the CRO. Since the presence of S^ corresponds 
to mAt = 0 the value of K$^.(o) is displayed.
On the second clock pulse, the first divider stage goes High, 
D^ cuts OFF, causing D^ , to pass current given by
I = (15 - Vb - 2Vf)/120 (mA).
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Q1 (BCY 71) is a high gain transistor (min hFE of 100), 
therefore nearly all the emitter current goes to the 
collector. On subsequent clock pulses Q1 collector current 
increases in AI steps and is given by
I = mAI, m = 0, 1 .....62c 9
thus creating a staircase 'waveform as the time base. To avoid 
’smears' on the screen, all transitions between dots plus DAC 
conversion time, is blanked out. A 27 ysec pulse, BLANK (l) 
from S.S', (l) is used for this purpose.
For full blanking, 5 mA p-p is required. Using a push-pull 
system with 1000 ohm resistors, full drive requires. 3 V from
the logic in the HIGH state. Fig. 9 in reference 21 shows
this to be comfortably within typical logic capability.
(As a precaution, the HIGH output states were tested for a 
minimum of 3 V). The K$^(mAt ) signal is scaled by so
as to give a scale factor of 1 cm/volt.
The ’Y ’ position input from a rear panel socket enables 
vertical shift to be introduced. This is a useful feature 
for multi-trace photography. The shift range is ±U cm for 
±15'V. A 10 Kohm potentiometer, fed from ±15 V supply available 
on the rear panel, is a suitable arrangement. This input is 
automatically disabled in the PRBS mode, where true zero in the 
middle of the screen is required.
The PRBS mode causes the Display to show K^Y^At). This is the
analogue integrator output. Signal levels and/or DC bias are
thus conveniently observed.
The more important performance aspects of this circuit are
(l) Linearity; (2) Sensitivity to temperature. Perfect 
linearity here, means equal separation between dots. The 
nominal distance between dots is 100/6^ - 1.5 iron
It will be seen that the most sensitive step is from 0 1 1 1 1 1  
to 1 0 0 0 0 0 counter state. There are two principal sources
of error: finite conductance of diodes D^ D ^  and the
tolerance of the weighting resistors R  Rg.
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DIODE CONTRIBUTION
For a diffusion model, LINVILL20 gives current-voltage 
relationships as
I = I (exp AV-1)
where A - UO at room temperature
I = saturation (reverse) current, s
Thus the (logarithmic) slope is approximately 17 mV per octave 
of forward current. Measurements on the available diodes 
(lN91^j lNlj-148, 1S920, 0A202) showed rather poorer conductance, 
ranging from 30 mV for 1S920, to 38 mV for 1N91^. Hence the 
choice of 1S920. When MSB is first activated, D ^  carries all 
the current previously carried by D^ ,.... .D^. The extra 
voltage drop AVf is 30 < AV^ < 60, say 5^ m.V approximately. 
Since the effective supply voltage is about 12.5 V, the error 
is approximately 0.36$ of half scale, i.e..0.18 mm. In relation 
to the 1.5 mm step length, this is probably a borderline case, 
and a fixed 1 Mohm shunt on Rg could be used.
A similar effect, corresponding to bits of lower significance 
exhibits a proportionately smaller effect and may therefore be 
ignored.
WEIGHTING RESISTOR TOLERANCE
The ready availability of 0.5$ resistors dictated their use. 
Since, in the worst case, the contribution is 1$, which is 
0.5 mm on the sensitive step in addition to D ^  effect,
LINEARITY adjustment (RV1, R^) is fitted.
A similar effect due to R,_ and D ^  is (0.5 + 0.18)/2, i.e.
0.3^  mm max., and may be corrected by a suitable shunt resistor, 
if it materialises. R^, R^, Ros R^ together with D^, Dg, D^ 
and are unlikely to produce visible distortions.
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The temperature sensitivity is made up of component 
sensitivities which are (in ppm/°C):
(a) R ■.... .Rg metal film ' ±50
(h) Rg carbon film (low value) -225±25
(c) R^q metal film ±50
(d) D^ .....-2 mV/°C, equivalent to -l60
(e) V -2 mV/°C, equivalent to -l60
(f) hFE +0.7$/°C, typically, equivalent to +35
(g) Power Supply ±150
(h) The circuit comprising EV8020 input resistanc of 
50 ohm (metal film), RV2 (wirewound, 100 ppm), and 
RQ (carbon film, low value). If the voltage drop
7
across the right and left parts of RV2 is the same, 
the effective TC is zero. By choosing RQ as shown,
7
this condition is satisfied at the nominal setting 
of RV2. This setting is 75 + 25 ohm for the left 
and right sections respectively. Therefore the 
effective TC due to R is -225x2/3 = -150, and the
7
spread is ±25 x 2/3 - ±15* The effective 
contribution due to EV8020 is ±50 x 2/3 - ±35*
Hence this network contributes -150±50
Taking into account the circuit position and sign of TC,
d, e and f increase the !X f amplitude, 
b and h decrease the ’X' amplitude.
The overall TC is
1.60 + 160 + 35 - 225 - 150 = -20 ppm/°C
and the spread is
50 + 25 + 50 + 150 + 50 = ±325 Ppm/°C.
The above figure covers the designed circuitry plus the inter­
face to the Display, but does not include any possible drifts 
in the EV8020.
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3.13 CONTROL CIRCUITS
Fig. 3-17& shows the circuit, and Fig. 3-17b the timing diagram 
for Data Logging. The functional requirements are:
Start Data Logging sequence.
Clear the Temporary Store in Fig. 3-13 for the 
duration of the first sequence.
Release 'Y' store for 'WRITE* commands.
Give visual indication of ’’Logging in Progress".
Count the number of sequences and terminate
logging when the value of *q' is reached.
Reset 0/Flow detector.
The logging sequence is started by depressing switch SC. Gates 
G1 and G2 together with R^ and R^ produce a bounce free22 step,
LD. The leading edge resets 0/Flow indicators (if applicable),
and when SI arrives, the monostable produces a 200 n.sec 'SET'
pulse. Although G3 and sometimes GU (Clear (l) and Clear (2) 
respectively), also produce pulses on the CLEAR terminals of FF(l) 
and FF(2), these are overruled by the longer SET pulse. In 
addition, the SET pulse clears the 'q' counter. Switch SC may 
now be released.
When the 'q' counter reaches the preset value, data logging is 
complete.
Fig. 3~l8a shows the circuit and Fig. 3~l8b the timing diagram 
of the Main Control System. The computing clock 'C' is also 
included.
If MODE = 0 (i.e. PRBS), the only active part is gate Gl.
Signal Cl comes through it as ADY (l) which shifts PRBS(l). 
SS(l) is disabled to prevent inadvertant compute commands.
(1)
(2)
(3)
W
(5)
(6)
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If MODE = .1 (i.e. ’Time’Jj then provided no computation
is being performed, gate G2 is enabled. ADV(l) now consists 
of the faster clock Cq (or possibly C^), which via PRBS(l) 
shift register, produces correct addresses for displaying the 
store contents. Clock ’ C* of approximately 750 KHz is 
generated by the cluster of five NAND gates, C^, C^, and D^. 
Reference 23 describes it in detail. The frequency is not 
critical since only the speed of computation is affected, but 
the upper limit, set by various delays is above 1 MHz.
At 750 KHz the computation time is
20 M2/750,000 - 0.1 sec
In the computing mode (MODE = l) to which the timing diagram 
refers, the circuit action is as follows:
STEP (l) Compute command via SS(l) resets FF(3)5 the ’m 1 
counter (STOP: = 0), and sets Aq.
(2) B : = 1 If S2 = 1, CLEAR: = 0, hence clearso
the accumulator.
ADV(l): =1, hence advances 
PRBS(l).
(3) Cq : = 1 Separation only.
(H) D : = 1 ADY(l): = 1 hence advances PRBS(l)
o
ADV(2): = 1 hence advances PRBS(2).
(5) E : = 1 Loads P S converter.
0 Enables setting/clearing of the CARRY FF •
(6) F : = 1 Separation only.n
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(7~20) Gq: = 1 Enables Ik shift pulses to appear. Counter 
FF(1+) counts the pulses. The trailing edge 
of pulse Ik fires SS(2) and sets FF(2).
SS(2) clears Gq and IF S2 = 1, activates 
W.E. and advances the 'm' counter (FF(3))* 
Simultaneously FF(2) enables G5 to pass . 
clock. If STOP = 0, the positive clock edge 
sets Aq9 and all 20 steps are repeated. This 
cycle is shown in plate 5* If STOP =1, the 
computation is terminated and G2 enables the 
display of K$^.(mAt)
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CHAPTER 4 - CONSTRUCTION
It. 1 MECHANICAL DESIGH
The complete instrument is shown in plate 1. It is a 19 inch 
rack mounting construction, 7 inches high and 18 inches deep.
The IRC occupies approximately half the space, and is huilt as 
a subunit. The four screws, one in each corner of its front 
panel, hold it in position on the main frame.
Interconnections to the Display Unit are made by means of a 
flying cable plug/socket arrangement on the rear panel.
Polaroid Camera facility is provided for by means of‘a special 
attachment, in place of the black bezel and graticule. The 
left handle must also be removed. The handle is attached by 
two screws, hidden under the detachable plastic strip.
k.2 . LAYOUT ARP WIRING DIAGRAMS
Most of the components are located on 10 plug-in boards. 
Sockets are used for nearly all integrated circuits and 
transistors. Logic power is supplied by a 5 V - 3 A subunit, 
located at the rear.
Analogue circuits use ±15 V - 100 mA from a subunit, mounted 
on board 'B*.
Plate 20 shows the internal view of the instrument. Plate 21 
shows a typical board.
Figures 1+-1 to ^-11 show the wiring diagrams for all boards, 
the front and rear panels, and interconnections between them.
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The boards are identified as A, B, C, etc. The front panel 
and rear panel are 'PV and 'R' respectively. In the case of 
boards, a plain pin number refers to the normal plug (and 
socket). A circled number, e.g. refers to an auxiliary
plug/socket. On the front and rear panels there are no 
plugs, and the arbitrarily chosen numbers are for identification 
purposes. The destination of every connection is also shown, 
e.g. (e?) means board E, auxiliary connector pin J.
[ ■
All rotary switches are shown in the fully anticlockwise 
position.
'SOT1 means 'select on test'. In the case of board C the two 
SOT resistors should be equal and such that RV1 is in range.
Symbol X  means analogue ground* usually pin l^.
Symbol JL means chassis.
Symbol 0 means digital ground, usually pin 1.
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CHAPTER 5 - PERFORMANCE
5.1 GENERAL
All measurements involve some uncertainty. To obtain 
meaningful results, this uncertainty must be small, relative 
to the expected or measured errors.
As applied to noise rejection, an uncertainty of perhaps ±5$ 
is acceptable. Thus a standard A.F. generator (Farnell LFM 2) 
and a true RMS voltmeter (Dymar 702) are used.
For correlation performance evaluation, errors in the region 
of 0.5$ are expected. Hence the following equipment will be 
used:
(1) ICL 1905F Digital Computer to calculate true, values 
of the Test System.
(2) S0LARTR0N 2^7 Analogue Computer for real time 
simulation of the Test Systems.
(3) S0LARTR0N Digital Voltmeter type 1^20. Although 
this is a h digit instrument, it is provided with 
X2 or scale expansion facility. Hence, over the 
range of interest, a resolution of 2.5 mV is 
available. This is small relative to the expected 
quantisation uncertainty of 30 mV in the correlator 
output. It will be used for all DC measurements.
ADDITIONAL INFORMATION
The analogue values, K$^(mAt), are available on a rear panel 
socket.
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With the NORMAL/MAN switch on MAN, the manual clock push 
button may be used to select ordinates for reading out.
PRBS Reset will set the address to m = 0. It may also be 
used (PRBS mode) to stop the sequence. Using a DVM, 
accurate setting of the amplitude is then possible.
5.2 REJECTION OF DETERMINISTIC NOISE
Equations 1.9-1 and.1.9-2.describe'the correlation process as 
a filter
a2 sin(wAt/2) ^
. M  • uat/2' “ * 0
and from Eqn. 1.8-3 the transmission for w = 0 is
^2
M
Fig. 5“1 shows some theoretical values and measured results.
The IRC constants K^, and q were set to 1.
In general, the test frequencies are not harmonically related 
to 1/T = f^. This results in a complex output spectrum, but 
the RMS value (measured by a true RMS voltmeter) still follows 
the |sinx/x| envelope.
A 6 db/octave asymptote, starting at the theoretical 3 db point 
of 0.^5 fc, is added to show that the side lobes fall at this 
rate. It will be seen that full agreement exists between the 
theory and the measured results.
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5.3 REJECTION OF RANDOM NOISE
Chapter 1.9 predicts that-the correlator output due to a 
white noise input is
a. N
y = 2 0
y&fa
The controls were set as follows:-- 
q = 2
Kj = 1 (K2 = )|)
T = 1 sec
Choosing Nq = 19 mV RMS per /Rz
¥ = 19/2 = 9.5 mV (a2 = 1)
Measured 40/^ = 10 mV RMS (using true RMS voltmeter).
Since the noise output is inversely proportional to the square 
root of T and q, another test with T = 2 sec and q = 1 
was made. As expected, the noise output remained virtually 
unchanged.
The effect of averaging over ’q' sequences is demonstrated in 
plates 6, 7j 8 and 9*
Plate 6 - noise free system q = 1
Plate 7 ~ with random noise q = 1
Plate 8 - " " " q = k
Plate 9 “ " " " q = l6
5.h AUTOCORRELATION
This function, shown in plate 10, "being independent of external 
systems provides a useful test for the instrument. In particular, 
the correlator gain K^, may he checked. Note that ^$.^(0) 
is in the top LH corner.
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With PRBS amplitude Ja^! of ±k V and = 1, the
results are:-
T $ (0)
XX
$ (62) mV
XX
% error
1//2 k.01 -67.8 +0.25
1 3.99 -0.25
/2 3.99 11 -0.25
2 3.98 -0.5
2/2 k.02 +0.5
k 3.98 -0.5
k/2 3.98 11 -0.5
8 3.96 -1.0
8/2 k.02 11 -s-0.5
16 3.99 -0.25
16/2 3.99 -0.25
The tail should theoretically be -k/63 = -63*5 mV. Because 
of the 10 mV resolution in the D-A converter, a measured value 
of -67*8 mV is regarded as satisfactory.
$xx(°) shows errors of up to 1 %. These arise from the analogue 
integrator capacitors. Closer tolerances and/or individual 
range trimming is possible.
5.5 SYSTEM 1/(S + 1)
This function was simulated on the Analogue Computer. The 
IRC Controls were set to:-
q = 2
At = 0.125 sec (8 sec window)
^  = 1 (k2 = k)
a^ = ±8 (63/6U) volts
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Plate 11 shows a typical result. The computer printout in 
Fig. 5~2 shows the true values of h(mAt) together with the 
values of the error function he(mAt) given by At2hu(mAt)/12.
The error printout for m = 0 should be ignored. Note that 
the value printed is 100 he(mAt). Column 5 shows the MEASURED 
impulse response h(mAt). It is obtained by setting the tail 
to zero and scaling the measured values K$^.(mAt) according to
a ^  y,
h(mAt) = K ^ M + D A t  ' Ktxy(mAt)
(mAt)
=  SL____
where the ’star’ indicates zero tail.
A
The last column shows 100 h (mAt). This is obtained frome
the relation
h (mAt) = h(mAt) - h(mAt) e
The first point, h(o) is best estimated by extrapolation.
Using a second order fit,
h(o) = 3h(l) - 3h(2) + h(3)
= 0.995
It was shown in Chapter 1.11 that for t = 0, the measured 
value represents a RAMP response, i.e. the response to the 
first half of the ACF triangle. It is given by
a (M+l)At
$xy(o) =  2M  [h(o) + ....  ]
For this case h(o) = 1 and h f(o) = -1, hence the theoretical 
value is -
K^xy(°) - 2 [1 + (-1)] = 1.916
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Comparison with the measured value of I.90H leads to more 
confidence in the accuracy of results, since this point is 
located on the highest slope of the KS^Ct) function.
The calculated values h(mAt), and the measured values
A
h(mAt), are shown together graphically in Fig. 5~3.
DISCUSSION OF RESULTS
(l) For this function, the error term, he(mAt) is a 
constant 0.13% of value (m £ l).
(2) The 30 mV quantisation uncertainty related to
K$ (o) 
xy >
of h(o).
) f is 30 mV in approximately ^ V or 0.75% P_P 
(3) Section 5*^ shows that the ACF for the 8 sec window 
is low by 1%. .
(1|) Using the above information, the measured values 
should lie within the band
-1 +0.13 - -0.9% of reading 
±0.75/2 - ±0.U% of h(o)
Fig. 5~h demonstrates complete agreement. Although only a 
fraction of the possible 63 points have been processed, 
inspection of plate 11 demonstrates absence of undue 
discontinuities.
5.6 SYSTEM 1/(S2 + S * 1)
This function was again simulated on the 2U7 Analogue Computer. 
The IRC controls were set to:-
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At = 0.25 sec (l6 sec window)
K.'1 1, .K‘2 k
= ±6(63/6U) Volts
Plate 12 shows a typical result. The computer printout in 
Fig. 5“5 shows the true values of h(mAt), normalised to unity 
at the peak, together with identically scaled hM(mAt) and the 
error function he(mAt) given hy At2h"(mAt)/12. The scaling 
factor is 1/F(t) max = 1/0.5^63 or 1*8305. The error printout 
for m = 0 should again he ignored. Note that the value printed 
is 100 he(mAt). The next column shows the measured impulse 
response h(mAt). It is obtained by setting the tail to zero
h(mAt)
K^a^M+ljAt xy
K$* (mAt)
0.3051 K$* (mAt) xy
where the star indicates zero tail
By extrapolation the estimate for h(0) is
3h(l) - 3h(2) + h(3) = 0.006
The final column of Fig. 5~5 shows 100 h (mAt). This is obtainede
from the relation
he(mAt) = h(mAt) - h(mAt)
These results are shown graphically in Fig. 5~6*
DISCUSSION OF RESULTS
(l) The 30 mV p-p quantisation error is equivalent to
approximately ±0.5$ of the peak value of h(rnAt). The 
peak value of (5) was 3*2k V.
xy
(2) The theoretical he(mAt) approaches -1% of the peak 
value of h(mAt) for h (l). ■
(3) Section 5*^ shows that the ACF for the 16 sec window 
is low by 0.25^ .
(*0 If the ±0.5$ quantisation uncertainty boundary is drawn
with respect to the theoretical he(mAt), and a correction 
of O.25# (due to low ACF) applied to the readings, the 
graph of Fig. 5“6c results. Ideally, all the points 
(m £ l) should lie within this boundary.
In conclusion it may be stated that the measured results are in 
very good agreement with the theoretically predicted values, as 
shown in Fig. 5~6c.
. 7 SYSTEM (S + 0.5)/(S2 + S + 0.5)
Once again the simulation was performed on the 2^7 computer. 
The IHC controls were set to
q. = 2
At = 0.25 sec (l6 sec window)
K^ . = 1, k2 = k
a = ±5(63M) Volts
Plate 13 shows the actual result.
The computer printout in Fig. 5-7 shows the true values of
h(mAt), followed by the second derivative and the theoretical
errors, h (mAt). The value printed is 100 h (mAt). Again, e e
he(0) should be ignored. Column 5 shows the measured impulse 
response h(mAt). It is obtained by setting the tail to zero 
and scaling the measured values of K$_^.(mAt) according to
h(mAt) = ■ v ^ / W T V w  (“At)K1K2a1(M+l)nt xy'
K$* (mAt) xyv
5
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where the star indicates zero tail.
The estimate, for h(0) is
3h(l) - 3h(2) + h(3) = 0.998
A.
The last column shows 100 h (mAt) obtained from the relation
0
he(mAt) = h(mAt) - h(mAt)
DISCUSSION OF RESULTS
(1) The peak value of (0), was approximately 5 V.
xy
Since the quantisation error is 30 mV p-p, the 
quantisation uncertainty band is ±0.3$ of h(0).
(2) The theoretical he(mAt) approaches 0.1$ at m = 6.
(3) Section 5*^ shows that the ACF for the l6 sec window 
is low by 0.25$.
(10 Approximating (2) above to zero, he(mAt) should lie 
within the limits
-0.25$ of h(mAt)
±0.3$ of h(0)
A
This boundary together with he(mAt) is shown in Fig. 5“8b. 
For convenience, Fig. 5~8a shows the theoretical h(mAt).
In this case, all the 63 error values are shown. The purpose 
is to demonstrate the agreement with Chapter 2.7 as regards 
quantisation errors.
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5 8 SYSTEM ■ n - -S * -2 -*_ -^PP-Q___ ___5 SYSTEM Qz + g + 8 * S2 + 10S + 1000
The reason for looking at this function, is to answer the 
question: "If a high frequency resonance exists in a System,
can this resonance be seen better through a shorter and thus 
higher resolution window?".
The (S+2)/(S2+l+S+8) factor will be recognised as a time scaled 
version of (S+0.5)/(S2+S+0.5)9 section 5*7* The scaling factor 
is Hence its time response is the same as plate 13 if a 4 
second window is used.
The 1000/(S2+10S+1000) time response is approximately 
30e ^sin 30t, which is a 5 Hz damped sine wave.
Looking at this system on a 1* sec window, severe "distortion" is 
observed - plate 1^, top trace. The lower trace is the same 
system seen on a 0.7 sec window. The 5 Hz ring is now clearly 
seen, while the lower frequency mode is virtually absent. Plate 15 
shows the same system on a 2 sec and 0.7 sec window, top and bottom 
traces respectively.
Although probably not suitable for serious identification work, 
the ability to largely isolate and inspect the high frequency mode, 
can be a useful capability. The basic parameters, such as frequency 
and damping, are clearly visible.
5.9 RESULTS - REAL SYSTEMS
The ideal, accurately known Test Systems of the earlier sections 
have been used to demonstrate a close agreement between the 
theoretical and IRC measured values.
This section presents some results from real systems.
In general, meaningful information for such systems is very 
limited. Consequently, only qualitative assessment can be made.
- 73 -
R.P.53
This is a large servo, designed for remote control of 6 inch 
Navy gun mountings. The test rig includes two 29 h.p. AC 
motors. A flywheel simulates the load. Maximum speed is 
normally U0° per second. It is an AC servo, with a ^00 Hz 
carrier.
The measurement was taken in the presence of approximately $0% 
noise on the return signal line. It consisted of a 2 KHz damped 
oscillation at lj-00 Hz repetition rate. Additionally a severe 
restriction on the test amplitude was imposed. This resulted in 
output shaft movement of about 1° p-p.
Plate 16 shows the test rig. Plate 17 shows a typical result.
The window is 2 seconds. This corresponds to At = 0.031 sec, 
hence the damped frequency period is approximately 0.3 sec.
This is in agreement with independent measurements by PARKER27.
Some irregularity is present. This is believed to be of non-linear 
origin,, since averaging was ineffective.
1890 cc CAR ENGINE -
This is an experimental, remotely controlled system. In its final 
form, it will be a remotely controlled vehicle.
Plate l8a is the Speed-Load Torque response. The window is 
8/2 sec. Plate 18b shows Spsed-Throttle Angle response on an 
8 sec window. The top trace suggested a fault condition. This 
was traced to a loose screw, causing considerable backlash in the 
throttle linkage. Elimination of the fault produced the middle 
trace response. The presence of irregularities suggested non- 
linearity. At this stage some linearisation was introduced. The 
result is shown in the bottom trace. Judged by the project 
engineers against their background knowledge, these responses were 
in agreement with their expectations.
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ES 130 SERVO
This is a teaching servo, manufactured by Feedback Limited.
Plate 19 upper trace, shows a typical response on a 1 second 
window. The test conditions are:
Servo: 100$ Tacho feedback on 0.1 servo amplifier
input.
Armature mode.
K = 0.2
Operational amplifier not used.
IRC: T = 1 second
K1= 10, K2 = k 
q = 8
a^= 6 (arbitrary units).
The smooth lower trace is a linearised response. The output 
shaft movement was approximately ±^° for both traces.
- 7? "
CHAPTER 6 - CONCLUSIONS
A portable, self-contained Impulse Response Computer has been 
developed. It generates a suitable test sequence, monitors, averages 
and memorises a System’s response. On command, it computes the cross­
correlation function and displays it on a built-in CRT.
The recommended mode of operation is to average over two or more 
sequences. A minimum of one sequence must be allowed before logging 
the data. This ensures a steady state response. Hence, under favourable 
conditions, a valid CCF may be obtained in approximately 3 sequence • 
periods.
Averaging over one sequence is allowed if some extra machine­
generated noise is acceptable. Typically, the 0.3 mm p-p noise will 
rise to about 1 mm p-p. This mode may therefore be useful for ’quick 
look’ purposes.
External readout (analogue) and camera facilities are provided.
Tests on accurately known, first and second order systems 
demonstrate a very satisfactory agreement with the theoretically predicted 
performance. The maximum errors were approximately 1% and 1.5$'of the 
peak value, respectively.
There are three sources which account for virtually all the error:
(1) Finite width of the ACF. The magnitude is given 
approximately by At2hM(mAt)/12.t
(2) Quantisation error from A-D and D-A converters. For 
Kg = 1+, the magnitude is 20 mV and 10 mV respectively, 
giving 30 mV total, i.e. 0.3 mm p-p.
(3) ACF strength. The magnitude is given in Chapter 5*^ 
for all the window ranges. Maximum departure from the 
desired value is l$ft
-  T  6 -
The first cause is negligible for a first order system, but 
becomes important with higher orders.
The second has the effect of superimposing noise on the CCF.
The magnitude is 0.3 mm peak-peak on the CRO. Typically, this is 
equivalent to approximately ±0.6$ of the p-p CCF value.
4
The third cause arises from tolerances of the analogue integrator 
capacitors. It is a scaling factor error only. It could be reduced 
with closer tolerance capacitors.
Tests in the presence of noise agreed with the predicted 
theoretical behaviour.
A somewhat unexpected characteristic of the machine is the 
capability to isolate and inspect a high frequency mode (resonance).
Such a mode is sometimes present in real systems.
A low frequency, synchronised dither has been mentioned. This 
is a rather recent addition to the instrument and formally outside the 
scope of the present work. The technique is very much in the 
experimental stage, but a brief description is included in Appendix I. 
Additionally, a Provisional Patent Specification No. 15206/73 is 
relevant. The effectiveness of this linearisation method was demon­
strated on numerous occasions and further study in this area may be 
justified.
In any future design it would be possible to effect certain 
improvements to reduce costs, simplify the circuitry, improve the 
performance, or to take advantage of new microcircuits. Some 
possibilities are:
The SN.7^ -89 memories are unnecessarily fast for this application. 
The associated high power consumption means larger, heavier and more 
costly power supply. MOS devices, such as CMI.805 (Computer Micro­
technology Inc) should be considered for any future work.
The simple D-A conversion of PRBS .in Fig. 3-6 based on A2, ZD1 
and ZD2 was proved very satisfactory. It could replace the more 
complicated network based on Ql, Q2, A3 and the high voltage gate *G’. 
Zener diode tolerances could be compensated by means of a suitable 
adjustable voltage applied to the non-inverting amplifier input.
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The 100 ohm, 1 iiF network in Figs. 3~Ha and 3~Vb could be 
redesigned. A suitable replacement might be:
THl86
~ T ~ O s
ADV
It is based on circuit (^ ) of Appendix D. The intended action 
is to hold S at logic ’O' for approximately 85 nsec, i.e. until all 
the shift register transitions have been completed.
Finally, a modification giving zero mean value PRBS combined 
with a preferred sequence of optimum phase could be considered. The 
advantage of complete rejection of DC and linear terms and only a 
constant error due to second order terms should be useful.
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Fig 3-8 Integrating sample/hold system.
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Fig 3-9 Control logic for the integrators.
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- 93 -
WRITE EN
5Y
NUMBER OF WORDS TO
Fig 3-12 Memory expansion to 64 words.
f r o m  3-11
3 - 1 5
_J 4- 0  0 -n |
Biz
012
TEMP. STORE
LOflP
P A R SE R. COHV. 5HIFT3 — 17.
M E M  E N A B L E
S T O R E WE
3. -17 a.
D i x
F R O M  Z I P P E R
Fig 3-13 Data averaging and storing.
" 9b -
At
Ci_.fr : LE ~1 
S S' (Q) _
L O A D
ADDRESS 
CHAN OE
W. E.
Eo —
S H I F T  -  !
L 0  Or Or I M G -  I
Eig 3~14a Timing diagram for fig 3—13, PRBS mode,
Eo .* L E
S H I F T  
S 5 (Q)
A l>D RE 5 5 
C H A N G E
LC A D
UUL JUU
~ U ~
c i = I
L 0  C- =  0
Eig 3-14"b Timing diagram for fig 3-13 > Time mode.
- 95 -
CLE AR
CLOCK
A C C  V  M/U LA T O R
At A D D E R 
C yi
Q C A R R Y  F F  t> 
S C l  CVI E
W E
5 T  O RE (T 3
P R B S ©
V' V  V
K | Y (n a t )
3-13
D A  CO N V
K X Y (vn At)
Ec rL_
C L E A R  W H E N
A D DP.SSE CHANGE-
5 HI F T jijuinjiimnnfuum
W E W H 6 M 
5 z -  ' l1
Fig 3-15 Computation, and storing of the CCF.
" 96 - .
TIMEMODE
•3-M
+  5  V
M O D E
P R B S
 —--------    AA V
B L A N K  ( D  1 KO
 —--— --- — 'VW-
3 - 9
L S B
3— I o.
IS XI * 4  ,u sec
7KS
- w
D 6
RVI l l O O K  
I ^ — — —
V  L I N E A R I T Y
M S B
D 12
fe I N n RY 
D I V  I D ER
IOO
J C Y  71
\ Q !
i50R RV21IOOR v + 
—^V\4 W \ > -----------------1---:
V a m .p l
2 KO 
R V 3 .
Y  P C S
T I M E
X  ‘P C S
3 - 1 5
Y*h
Fig 3-16 Display circuits.
97 -
- M *04os ro • + ro «
■i »i^^ A— &■■— ..
t 98 -
Fi
g 
3-
17
a 
Co
nt
ro
l 
ci
rc
ui
t 
fo
r 
da
ta
 
lo
gg
in
g.
C t E A R  0 ~ 1  I I I I I " I 
• *=. ~TJ LJ U Li I T ~ U ~ ~ L F
*= 2 ~ i r :~ "  i r ----- 1________ r— — l _
^=4 ~ i i i r ~
■*=<> ~ i . r :
C L E A R  ( | )  J-------------------------------------------------    — -----------j-----
(a=4-) » I
C L E A R 1,
LO&GIN& | ' | _______ _
Pig 3-17"b Timing diagram for data logging.
\ X2 o C? |C? G? ICS C?
A < PQ Ld Lt.
_J _i _j - jCO 0
h r o
O o o Vj
“i
o
A
tO 0  O
CO IV.
ms; K m
•o s 
irj in
io n  -
C
O
M
P
Fi
g 
3-
l8
b 
Ti
mi
ng
 
di
ag
ra
m 
fo
r 
th
e 
ma
in
 
co
nt
ro
l 
sy
st
em
.!
S Ai
D
76
75 80
‘C22
A  2
AI3
  A 16
^ - A I 9
. . A 2
D2 a
L22
A 3
@ >F16
2b
M22
A h-
D3 27
26
2832 o
D 2 P R 3 S P R B S  A  M P L
©
/  1 5 60 1?
b +ir
< 5 6 0  R 
TIME I
(ED Bl!
BIO
TIME
K 2 3 — 1522Y +
L I N
10o-  A 23
A 21
120----  C-2
D A T A  C.LE AR D ! 5 P
Pig 4-la Front panel.
C O W?UTE
5 6 0 R (6 
•f 5  MA— 0----  C12
E
pp.3 5 RE5E T
D
A
T
* 
L
O
G
O o 6
u.
18 
A  12. A 5
16
A3
2H
A-20
70
NOR
E P. 5
-o
MAN
H
81
R E A R  PAM EL
82 — v
------
IN V
TR'JE
8 3
©
I
Ki 8 C 7
y?i j
i
7 K 5
I
K23 D 4-
Fig 4“lfr Front and rear panel.
- 103 -
AS 
+
74-74- 7 4 - 7 4 -
74-74-
7 4 - 7 4
A -  7 4 0 0  
B -  . 7  5 4 5  2. 
D -  VttLS6 
E - 7460 
F - 75 4.VX 
K - 74 0 0 
M -  . 7 4  0 0  
N -  7  4 / o
7 4 1 0
Pig 4-2 Board A* Data logging control and miscellaneous.
<2.4-0
/'V
O
o
in
Cl.
2..N 2  4 II 33 K 
- W r
! N g 14-
AA,V- 
10 K
+ 15
Z T X  3 0 2
|SK
~V\V
7 K F  0 - 5 %
Pig 4^3 Board B. Analogue PRBS circuit and analogue power supply.
- 105 -
I* H H S 3 0
C\ | | POLysT
47-n
Ca. || 2-Oyt 
P0LVST
; > 8K2 I0K<
13
T \% 1% 1
2 R L A / l  S-OOR 6 
1 52 4
23
2H<330 P3M- 6 A
7 4 - 9 3
74-93
8 !%
75452
4- 10 13 < ) 2, | |5 9
7 E S' p  3
12. 7  4-1 7  5 )5 2 7 4 7  4-
5 II
1 3  (J If 14 6 8
12 u;
]f
100}?
■wv
G
o 3 fj X2 i- 2 3 9 !2
7 4 0 0 7 4 3 ?
u 6 9 ? 3 5 1 i
S’ 6,
) 'Vi 0
H
SL
10 3 4* 3> = 74*8 6
g 4~4 Board. G. Master clock, variable divider and PRBS (l) generator.
10
■3
7 H-o'H-.
A B C P E F
1 3  S’ 9 II 13
2 ^ 6 8 10 n
12 I 2 3  ^ $ & II
J) 7H-30
T ^ o
.''5p
I MO )7o
-A'VVV— —
I ME 
A'VW
l MO 1% 
-'VWV-------
I HO 1%
-AAAAr------
H2 II
A D C - B S
7M-I2I
7 4-1 2 .1
©
ts ot m
O
o
£ 6
/
l-z
8r— >-
//
1-2
A 21/6
I N T E G R A T O R  A2f/2  
C C T. D 0  RM 3 -  8
A i /2
I M F  /? l/6  
R 31
N F 5 3 6  6
220 K
— W *  W v V
R33 2.2. K
RV 51
(20)
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System i/(S+l) . True and- measured values.
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Pig 5-5 o*'stem l/(S2+S+l). True and measured values.
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Fig 5~6 (a) The true impulse response.
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(c) The actual errors and predicted boundaries
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3 0 6393 2 014 0 066 o. 636 -0.4
.4 0 5323 2 326 0 076 0.530 -0.2
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8 0 1988 2 476 O 081 0.199 0
9 0 1400 2 343 0 076 0.139 -0.1
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Pig 5_7 System (S+0.5-)/(3a+S+0.5). True and measured values.
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Pig 5~8 (a) The true impulse response.
(b) The actual errors and predicted boundaries.
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.Plate 2. The PRBS (middle)fand a typical output (top) of a first 
order lag. The bottom trace shows the synchronising 
pulses SI.
' P l a t e  3 . The PRBS (middle), and a typical output (top) of a second 
order system. The bottom trace shows the synchronising 
pulses SI.
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P l a t e  4 »
P l a t e  5.
Upper trace - output of the analogue integrator (DC input). 
Lower trace - integrator control LI.
Upper trace - arithmetic unit shift pulses. 
Lower trace - Eo.
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P l a t e  6 .
P l a t e  7 .
A  t y p i c a l  r e s p o n s e  o f  a  n o i s e  f r e e  s y s t e m .
A  t y p i c a l  r e s p o n s e  o f  a  s y s t e m  i n  t h e  p r e s e n c e  o f  w h i t e  n o i s e .
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Plate 8
Plate 9
Averaging over 4 sequences reduces distortion shown in plate (7)
Averaging over 16 sequences produces 4 to 1 improvement 
relative to plate (7)«
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Plate 10. A typical autocorrelation result.
Plate 11. A typical CCP for a l/(S+l) system.
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Plate 12. A typical CCP for a l/(S2'+S+l) system.
Plate 13. CCP for (S+0.5)/(i>a+S+0. 5) system.
- 128 -
Plate 14
P l a t e  1 5
CCFs for (S+2)/(Sz+4S+8) in the presence of a high 
frequency mode. Window duration: upper trace - 
4 sec, lower trace - 0.7 sec.
CCP? for (S+2)/(S*+4S+8) in the presence of a high 
frequency mode. Window duration: upper trace - 
2 sec, lower trace - 0.7 sec.
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The R.P. 53 Test Rig
Plate 17* A typical CCF for the R.P. 53 Servo. Window time is 2 sec.
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Plate 18a. I85O cc Car Engine. Speed - load Torcue response. 
Window time is 8 4~2 sec.
Plate 18b. I85O cc Car Engine. Speed - Throttle Angle responses 
with an 8 sec window.
Upper trace - faulty throttle linkage (backlash).
Middle trace - fault cleared, but the system is nonlinear. 
Bottom trace - an improved result due to linearisation.
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Plate 19 ES - 130 Servo.
Upper trace - a typical 1 second response.
Lower trace - an improved result due to linearisation.
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Plate 20 - An internal view of the IRC
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Plate 21 - A Typical Plug-in Board
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APPENDIX A
GENERATION AND DELAY OF PRBS SIGNALS
as
The "state" of any system may be represented in matrix form
TX = X1
where T is the "transition matrix" operating on "state" variables 
X (a column vector), to give a new value of X, say X f (also a column 
vector). Consider a simple system below, where —  \— represents
a storage element.
x'
I
L _
x.
@  represents MOD 2 addition, i.e.
0 <£> o
1 ®  o
0 ©  1
1 ©  i
Also - = +
The present state of the system is the output of the storage 
elements x^, x^ and ' x^9 while the future state xj^ , x^ and x^ 
will be formed from some combination of the present values. The 
transition ■will occur at the next shift pulse. From the diagram above 
we may write,
x^ + 0 + x^
x.^  + 0  + 0
= xJ
=  XJ
0 + x^+ 0 =  XJ
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or,
~  1 0 1~ X1
1 0 0 • X2
=
X2
_0 1 0
X3 X3
T X X ’
The characteristic equation of the system is
1-A 0 1
DET 1 -A 0 = 0
0 1 -A
or (1 " A)A2 + 1 ■ = 0
or A3 + A2 = 1 (since
Since a matrix satisfies its own characteristic equation,
T3 + T2 = I (1)
To find the cycle length, we find a relation of the form,
Tn = I (2)
or T X = IX '
which implies that the system returns to the initial state X after 
n transistions.
Rewriting (l) as 
or times T1* 
hut from (l)
T3 = T2 + I
ip 7  _  rjn6 +  ip1*
(T3 + T2)2 = I2
(3)
w
(5)
and (T3 + T2)2 = T6 + T1* (MOD 2) (6)
- 139 “
Substitute (5) and (6) into (i+), yields
T7 = I2 = I
i.e. after 7 transitions the system returns to its original state.
The seven states can be •written directly from the diagram as follows
initial state as 1, 1, then
X1 X2 X3
0 1 1 1 .
1 0 1 1
0 1 0 1
& 1! -3 0 0 1 0
1 0 0 1
1 1 ' 0 0
 ^ 1 1 1 0
1 1 1
initial state
Alternatively, these results may be obtained formally by the repeated 
application of the transition matrix,
state (l)(initial)
“1 0 1 ~ “1 ~ "1 + 0 +  1 ~ ”0 "
1 0 0 . 1 = 1 + 0 +  0 r= 1
_ 0 1 0  _ _ 1  _ _ 0 + 1 +  0 _ _  1  _
state (2)
£•"
Second application of ’T ’,
"1 0 1 " ”0 " ”0 + 0 + 1 “ ”1 "
1 0 0 . 1 = 0 + 0 + 0 = 0
_0 1 0 _ _ 1  _ _ 0 + 1 + 0 _ _ 1 _
state (3)
and so on.
Clearly, there is no transition matrix which, operating on a
ZERO state can produce a non-zero vector. Therefore, the ZERO state
is unique and cannot form part of a larger cycle. Consequently, a
Nsystem with N stages, having 2 states cannot produce a cycle longer 
Nthan 2 - 1- This is known as a max. length cycle. Hence, if the
. * » . N .
solution of equation (2) yields a value of n < 2 - 1, the existence
- 1^0 -
of subcycles is implied. To ensure a max. length sequence, an 
additional condition is that the characteristic polynomial must he 
primitive and irreducible, i.e. it cannot be factored, since factors 
again imply the existence of subcycles. Ref. (ll), (12), (13).
Some feedback connections for maximum length sequences are 
tabulated below:
^ Cycle F.B. from Stages 
Length Other Than Last
2 3 1
3 7 1 or 2
k 15 1 or 3
5 31 2 or 3
6 63 1 o r 5
7 127 1 or 3 or U or 6
8 255 ( i  & 5 & 6)
9 511 5
10 1023 7
11 201*7 9
all possible 
MINIMAL connections
GENERATION OF DELAYED PRBS
Consider the following shift register configuration, known to 
give a maximum length sequence,
Let Dq  Dg be the outputs of the register. The present value of
the code will be the output Dq , and D^ D^ represent the delayed
versions, i.e. D^ is Dq delayed by one clock period •'At', and Dg
is Dq delayed by 6At.
but
or
Do “ Dl ©  D6 
d6 = Do ©  D1 (MOD 2)
- 11(1 -
This may he generalised to
DK = DK-6 ®  d k-5
where K is the delay index
E.g. = D1 ©  D2
D10 = DU ©  D5
For a large delay, it will he necessary to apply the relation several
times so as to "break it down" into some combination of D .... D^,
o 6 V
which are directly available, e.g.
De dt .
D12 = D6 ® DT = Do ® D1 ®  D1 ® = Do ©  D2
similarly ©  Eg
-  I k 2  -
COMPARISON OF PRBS VERSUS PSEUDO IMPULSE
In the time domain, relation between input, X(t) and output 
Y(t) is
CO
Y(t) = / h(u).X(t-u)du
—00
or, in terms of correlation functions:
00
$ (t ) = f h(u).$ (x-u)duxy J xx■ “0°
Consider,
<--------- MAt ------ :— >
tn n2al
At ■+
$xx(T) £°r this waveform is of the same (triangular) shape as for PRBS 
but the peak to peak value
$xx(0)2 = (Sa)2/M
for PEBS
f 0 M+l$ (0)_ = az — —xx 1 M
$x x ^ l  a2 (M+l) /M = M+l
• • $ (0)o 2az/M kxx 2
This shows that, for the same amplitude, the energy of a PRBS generated 
response is (M+l)A times greater.
- ll+3 “
COMPUTER PROGRAM (ALGOL 60) FOR THE .FOURIER TRANSFORMATION 
OF THE IRC OUTPUT INTO THE FREQUENCY DOMAIN (BODE DIAGRAM).
i fi 6 GI (j I
■COMMENT' PROGRAM e 3QH h , b a n a s i e u i c z .
MAPPING o f THfc RAW IMPULSE RESPONSE COMPUTER OUTPUT (K*GCF> INt O TM 
FREQUENCY DOMAIN, T«E REQUIRED DATA IR| JOBS ,D T i K 1 ,K 2 ,A 1 , FOLLOWED 
RV t h e  63 ORDINATES, THE z e r o  LAG ORDINATE IS AUTOMATICALLY
c o r r e c t e d  b y  t h e  p r o g r a m ,;
U H T E G E ri NiK(I,j'fPATASETSfDSfK2| .
BL°CK 1 ■•■■■■'■ ' " 7 ""T7:';' -
'REAL1 DT(RS»«S,WU(PI»AHGfR,Q«MAG,K1»A1*B»S;
T:V.- P1!p4*ARCTA!!(1) I V.. .
DATASETS!a READj DSlNO)
1,2 i DSssDS + U  ;  ,
NI = 6/*I DTINREAp; K I i RREADJ KZ(=READ| A1i?READI •
i.:. liEL'i, i he < h) ;
WRITETEXT C'C'DATA'C'^CgS'J'&T'<»12S*> »K1* <*9S*> <'9s') •
. A l ' < 'ZCi >< ■) i; |
PRINT <DT»1|6>; • • - - -. . . . . . ••. . . . . -■  -. . . . . . . . . . .
PRINT <K1.P(1>» PRIHT<K2» 7» 0> J' PR IHT C A'l > 6 r 3> f'
' HRiTETEXT ('('HXSAMP l E S M ' ) ;  N E W U N E  (23!
BEG IN' - . . . J '   ■
1 ARRAY ' X CO ! NR 1 3 i . . . . . . . . . .
BLOCK 2 ' —   . .
'FOR' IipO »S T E P » 1 'UNTIL' N«2 '00'
IOEGI n '    ; :. .  . ■■
X I H ' ^ R E A D !  PRINT (If3,0>; SPACE(45l PRINT < X M 3 . 4 , 4 3 !  NEWLINE <13; 
'END';
BJH(Xl59'j + Xt60]+X[613 + Xt6Z3 + XC58J*Xt57J>/6}. .
XC633:=XC623; S!»D3/<64*K1*K2*A1*DT>|
PAP e r T H r o w ;
UR ITETEXT (1 <' LSTXDFXTHEXI MPXRESP ') ' > l N.EWLINE <2 31 "
•rOii' I;r1 'STEP' 1 ' U N T I L 1 'DO'
'BEGIN'
: xtnicSAixin**")'}
PRINt(I/3#0); s P A C H A I i  PR I N T < X £ I 3 14 , 4 3 1 
N E I I H N E d  3 i 
' ENC 11 liEULIHE (I) f
XC03 :K3(,xd 3«3*XC<!J*Xf33l WrI T E T E X T C ' (' 0' >'); PRI NT (X 1 0 3 , 8, 4))
PAPERTHROUJ
HEWL1"E<23»
WRITElEXT <' C H O R H X F R E Q X K ' < » 6 s I > 'MAGNITUDE' ( '10S'3 ' DBXXMAGI < ' 83 ' > '
ANO i r XXDEG' ('OS' 3 'REAlXPART' < * 3S ' >' IflAGXpART' < • 8S «3 'K*WO '3'5<
fi E u l ! !1 E (2 >;
UO* e p l * 2 / BT/N I 
'FOR' K j b 1 » STL P 1 3 'UNTIL' S2'D0'
L  'BEGIN'
r S j b o ; q s ;*o ;
: 'FOR' J . a O J S T E P ?  1 'UNTIL' Nr2 ' D O 1
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t n E GI H •
i r ? ti s 5 c R S X £ J *  1 3 * S l N C K * W O * D T f t< J * ,l ) > * ! X U 3 * S t N < K * U n * P T * J )
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. . 11 P i AB S ( R > ^ASS <Q # 6 * 2 0 5  ' T H E N '   \ F F - F ' F :F'F;F F F F '  ■
« B E G I N *
F F r--F ANGJ » *  I F *  S I « N ( e  > = * 1  ' T H E N '  * 9 0  ' E L S E '  * 2 ? 0  . r ,
I C N t "
f:ff-. : .f f f  f f f .v:"; • e i.s e  * ' ’ f '
A N G | ~ 1 8 0 ( P I # A R C T A N ( Q  / R > f
' I F '  S I G  " (R > = "1 ' T H E N '  A N G s = A N G * 1 8 0  i  r" F - F F  '''F':F F F  
P R I N T  C Af|G f 4 i 45 I S P A C E ( 5 3 l
FFF/ P R I N T  (R , 4 ' 4) ,• S p A C E ( S )  } RF'- -F';'TFFFF:F^FF:;F/:\F'lF :' 1 •
P R I N T  ( Q i4r 4 ) }
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: ' EIlP' I
1 E N D ' i
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APPENDIX D
SOME PULSE FOPJVIING CIRCUITS
In digital circuits it is often necessary to generate a short 
duration, negative going pulse, starting on one of the edges of a 
command signal.
An obvious way is to use monostable, 7^121. However, without 
external components, the minimum pulse width is 20 n.sec. This is 
usually too short.
An alternative way is to make use of LOW POWER gates as delay 
elements in a suitable circuit.
Some examples, using 7^L86 are shown on the next page. The 
delay through a standard (7^00) gate is taken as 10 n.sec. The delay 
through the output gate is ignored. The main disadvantage of this 
approach is the large spread in the width of the generated pulse.
- 1^7 -
—<------70
'O’
'1 < 60
>
H >
6 0
ADC - 8S A-D .converter
MODEL 
RESOLUTION  
ACCURACY 
Relative 
Quantizing 
Monotonicity 
Long Term Stability
D IFFEREN TIAL LINEARITY  
TEMPERATURE COEFFICIENT
Gain (of reading)
Zero (of F. S.)
CONVERSION TIME  
INPUT VOLTAGE RANGES
INPUT IMPEDANCE 
With Buffer 
Bypassing Buffer 
INPUT TRIGGER  
(Convert Command)
(See Fig. 1)
OUTPUT SIGNALS
OUTPUT CODE 
Unipolar 
Bipolar 
OUTPUT LEVELS
STATUS (see Fig. 1)
STATUS COMPLEMENT 
(see Fig. 1)
POWER SUPPLY REQUIREMENTS  
(Grounds Internally Connected)
POWER SUPPLY S EN S IT IV ITY 1
Gain (of rending)
Zero (of F. S.)
TEMPERATURE RANGE 
Operating 
Storage
A D C -3S
8-Bits or 2 digit BCD
±% LS3 
ty, LSB
Guaranteed -  (TC to +703C 
0.05%/yr.
Less than ±!SLS9
Unipolar Bipolar
±60ppm/°C i.60pi)mAC
±20ppir>rC i60pp m /'C
1ms
±5V, ± 10V, 0 to + 10V, or 0 to + 5V  
Refer to Programming Chart
>100M£2
Refer to Programming Chart
Positive pulse, 50ns width, min.
Leading edge (''0" to ‘'1” ) resets 
previous count 
Trailing edge (“ 1" to “0” ) 
initiates conversion 
TTL compatible
>  2.0V, min @ 120ptA 
"0"  <  0.8V, max & 4.8inA 
(3 unit loads)
Parallel, D TL /TTL Compatible 
Fan out = 8 each
Binary, BCD1____________________ ___
Offset Binary, 2 ’s Comp, (by use of MSB)
"0" <+0.4V , max
"1" >+2.4V , min 
"1"  during conversion
D TL/TTL Compatible
"O'* during conversion 
+ 15V ± 3 X 0  28mA 
-1 5 V  13% @ 28mA  
+5V±5% @  120mA
Unipolar 
200ppm/?o A V s 
3n p m /% A V s
0?C to +70°C 
-55°C to +1?5°C
Bipolar
200ppra/% A V s 
200ppm/% A Vs
1 W h e n  o rd e rin g  B C D  sp e c ify  A D C - S S 'P C D .
1 P o w e r S u p p ly  S e n s it iv ity  m e a s jr id  Iro m  i  1 2 V  to  - 1 C V .
J O p tio n a l m o u n tin g  b o a rd  supp lied  w itr . m a tin g  c o n n e c to r . O rd e r p o rt N o .  4 7 5 1 .  
S p e c if ic a tio n s  sub ject to  change w ith o u t  n o tic e .
INPUT RANGE PROGRAMMlNi
A NA LO G W ITH  BUFFER BYPASSING BUFFER
INPUT Input Externa! Pin •Input External Pm Input
RANGE Pin Connections Pm Connections z '
-rSV 1 3 to 5, 4 to 6 5o 4 to 6 2.5K
+ 10V 1 3 to 5 5 5K
:5 V i- 3 to 5, 6 to 7 5 6 to 7 5K
:1 0 V ’ 3 to 4. G to 7 4 G to 7 1CK
1 F o r  In p u t  Im p e d a n c e  on  6  C P  m o c e ls  m u lp p ly  va lues g iv»n b y  i .0 6 . 
In p u t  Im p e d a n c e  w ith  b u ffe r  P -  lO C M il .
OUTLINE DIMENSIuNS 
(!t» Inches) 
and PIN CONNECTIONS
0 .10-
-2.00-
0 .0 1 9  iO .O O l D IA
0.40
f O  3 0  T Y P  
I 0 . 2 5  M IN
h-
_L
0.30
T
0.10
T Y P
I
0.5
±
T-
1.0
ftev I'
3 .0 0I
I
0 . 9 0 — 1»4
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SPECIFICATIONS -  MODEL DAC-49
ELECTRICAL
Digital Inputs:
Resolution
C od ing ................................. ................
D ata inputs
10 binary bits
Parallel data in the following  
formats:
Straight binary (unipolar output) 
Tw o's complem ent (b ipolar o u tp u t)' 
D T L  or T T L  com patible, positive 
logic.
In p u t V I r.put | Bit
Code M in . M ax, i Status
"0" ov -iO.SV | O ff
"1” + 2 .0 V + 5 .5 V | On
Update rate
Loading: one standard »T L  load 
I I  m ax. = 1.6 ma @ V {N = 0 .4  V  
5 M h z  typical, but voltage output 
lim ited by output am plifier settling 
tim e. '
Analog output (@ 25 C):
A ccuracy  .  ±0.1%  of FS ±Vt LSB
O u tp u t voltage..—  ...................... 0 t o + 1 0 V F S
±5 V F S
O u tp u t c u rre n t............................ . . . . .± 5 m a
O u tp u t lo ad in g ...................................2K  ohms for 0  to + 1 0 V  output
or 1K ohms for ± 5 V  output, in 
paraiiei w ith  1000 pt
O utput settling tim e     .2 5  psec to ±0.1%  of FS (typ.)
O utput voltage resolution.................10 m V  for ten binary bits
L in earity ...............................................± V7 LSB
Tem perature coefficient   ±50  p p m /°C o f FS
Long term stability  ............. . ± 0 .05% /Y R
Reference sourco  .............   ...In terna l
In p u t power requirements ±1 5 V D C  C? ± 2 0  ma
PHYSICAL — ENVIRONMENTAL: .
Operating temperature rango 0 °C to *7 G °C
Storage temperature range ......-5 5 ’‘C to 1 8 5 °C
Relative h u m id ity ...............................Up to 100% non-condensiny
S iz e .... ... ................................................. 2 ” L x 2” W x 0 .4 "  H
plug-in m odule
Pins  ......................................... 0 .0 2 0 "  round gold plated
0 .2 5 0 ” long m inim um
Case m aterial.................................... Black diallyl phthalate,
;; per iVi IL -M -14 
W o ig h t ......      ....... 2 oz.
OUTPUT SETTLING TIME
> p p p ai r,; p f; r. ** n ^  r.r* fi ^  n
r - !
UlJ_i  I I  M  r > i i  i  • i i  «>< ■ u
(m .tn ii co«Mecro* vmin« o« cmcm *30 «< « jo i
ASSESS0RY PRINTED CIRCUIT BOARD PCB-0 W iTR TWO D A C -4S
ANALOG 
OUTPUT RANGE 
(±5V, FS)
INPUT CODING FOR DAC-4S SERIES
BINARY (ONLY) 
2'S COMPLEMENT
ANALOG 
O U s PU I RANGE 
(OVTO+1CV, FS)
STRAIGHT
BINARY
±4.550 o n  n  1 r. 11 :J +9.590 n 11111 n  i
+4.375 o m o o o c o o H +3.750 11lOCOGGGO
+3.750 onocooooo .
A
+7.50*0 '■ 1100 COG 000
+2.500 OlOOOOOCuO r 1 I I +5.000 1000C0GCC0
0.000 00C000C000 !i +2.500 0 ! OOut/UUU'o
-2.500 noocoGCcc i i +1.250 . 001 OO^lGvj^
-3.750 1010000000 . I ij 1 0.000 OOOOGOOoUO
-4.375 100.1000000
-4.550 1000000001 11
-5.000 1000000000 y 1
The 8020 is a C.R.T. display module employing a square faced instrument tube with 
helical F.D.A. system, giving a 10 x 10cm display area. The screen is' not aluminised.
The Power CM/OFF switch, neon indicator tube controls (Erilliance, Focus, Astigma­
tism and trace alignment) are located on the front panel to the right of the display.
X and Y Amplifiers
Bandwidth: B.C. to 500KKz (-3dB)
Sensitivity: 0.5siA per cm. ( 25mV/cm)
l/P Impedance: 50 ohms
Dynamic Range: ‘ Inputs normally driven about earth.
Input currents to any terminal should preferably not 
exceed 22.5mA., which allows for a common mode current 
of 20mA into each terminal.
C.ii.V.R.: 40dB Typical
Z Amplifier (Video Amplifier) ‘
Bandwidth: D.C. to 3«CI"Iz (~3dB)
-6dB at 5MHZ
N.B. Modulation is usable to at least 10MHz and is clearly 
visible at 20KHz providing suitable l/P current is available. 
Sensitivity: . 5*0mA p-p ( 250mV p-p) gives full blanking.
N.B. Significant visible modulation at 1.0mA p-p (50mV p-p) 
(250mV p-p gives approx. 30V p-p on grid of C.R.T.)
C.M.V.R.: 40dB Typical
Outputs: The following voltages are available on the rear edge connecto:
+15V 60xuA max. Unregulated D.C. Nominal
-15V 60mA max. Unregulated D.C. Nominal
6.3V A.C. 750mA max. This voltage is direct from the mains transformer but the
•earthy*1 terminal is tied to OV by 10KQ. Can be used with
a F.T*r. Bridge to supply T.T.L. etc.
Power Requirements: High 220 - 255 or 110 - 127V. A.C.
Low 200 - 230 or 100 - 115V. A.C.
50 - 60Hz. Sine wave
400Hz. Sine wave, with modification and reseting of high 
voltage regulators Consumption approx. 24 watts.
Dimension and Weight H _ W L height
Wrap around case lC8mm (6.6lins) 210 (8.27ins) 457 (l8ins) ?»25Xg (i6 lb)
Sim*' bench case (7»00ins) 233 (9«2 inr) 457 (l3ins) 8.2 Kg (18 lb)
Elma 19in rack mount I77mra (7»00ins) 483 (19 ins) 457 (l8ins; 9*6 kg (21 lb)
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APPENDIX H
DERIVATION OF STEP RESPONSE IN TERMS OF $ ( t )
 ;____________
If $ (t ) ixx I S
0 At
Let X(t) =  $ ( t )  then Y(t) = $ ( t ) .  Treating X as the differencexx xy
of two steps, height a2
X(s) = a2 1 - £
-sAt
and G(s) = X a2(l - jfsAt)
hence step response H(s) - — s- =
a2(l - £~sAt)
= \  (Y + Y£"sAt + Y£"2sAt +.....) or
or H(mAt) = (0) + $ (At) + $ (2At) + ---- + $ (mAt)]az xy xy xy . xy
m
= - r Z $  (iAt) .
a i=0 ^
As applied to the IRC, the scaling factor 1/a2 becomes M/a^(M+l) 
since aQ = 1, and the zero-tail values of the CCF must be used. In 
addition, the machine computes K$^(t), hence the step response in terms 
of the IRC values is
M
m
.(mAt) KLK2a1(M-M)i^0 ^xy^At^
where * indicates zero-tail.
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APPENDIX I
THE USE OF SYNCHRONISED DITHER IN PSEUDO RANDOM SEQUENCE TESTING
(Published in ELECTRONIC LETTERS, Reference 28.)
A B S "T R A C  T
A method of applying synchronising dither signals to PRBS measurements 
is described. This enables the linear response of certain systems to 
be obtained when small movements of their output are affected by stic- 
tion, coulomb friction, and/or backlash.
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When applied to linear systems, the normal PRBS technique of system 
identification yields the same impulse response for large or small 
changes in the output variable. One of the advantages of PRBS 
identification is that the tests can normally be carried out using 
only small changes in the output variable.
Systems which are substantially linear over their normal output swing 
may, however, become appreciably non-linear at small amplitude due 
to the presence of small amounts of stiction, coulomb friction, and 
or backlash. Under these conditions the computed impulse response 
is corrupted by the non-linearities and differs considerably from 
the linear response obtained at larger amplitude.
The linearising effect of "dither"■on coulofab friction, stiction, 
and backlash is well known and dither may be superimposed on the 
PRBS input to linearise the system at small amplitudes. However, 
the dither signal may add noise to the system. By correct choice 
. of frequency of the dither it may be arranged to have zero cross­
correlation with the PRBS signal.
The cross-correlation function $xy(T) of two functions x(t) and y(t) 
is defined by the equation
... +T
<bcy(T) = It / ?(t)x(t—x)dt ............. (!)
When x(t) is an M bit maximum length PRBS sequence having an ampli­
tude ±1 and a clock frequency fc - 1/At Hz, then the value of 
$xy(T) can be written in the form:
i MAt
<f>xy(x) = / . y(t) sgn (x(t-x))dt  ...........(2)
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If Y(t) is a sinusoidal waveform of frequency* (PRBS Clock/q) and 
the cross-correlation is computed over q consecutive PRBS sequences^ 
then .
■ wc
Y(t) = A sin —  t
q
qMAt
and <f>xy (t ) = / sgn (x(t-T)). sin ~  t .dt
0
(rM+i+l)At
f • wc.I sin — t
J q
(rM+i)At
- 0 for all 'x'1 due to vanishing of the second
summation.
This result holds therefore for any non-sinusoidal waveform of 
fundamental frequency wc.
This result shows that any convenient sub-multiple of the clock 
frequency may be chosen for the dither, providing that the cross­
correlation is carried out for the correct number of sequences. In 
general a low frequency dither is preferable since smaller input 
signals may be used for the same output swing.
EXPERIMENTAL RESULTS — -
The dither signal is combined with the PRBS signal in an analogue 
summing amplifier and applied to the input of the system under 
test. The amplitude of dither signal is adjusted to ensure con­
tinuous movement of the system and the PkBS signal is then added
-■155 “ •
A K-l q-1
' E Sgn (x(iAt-T)) I 
1=0 r=0
.dt
to give the required output swing.
The output from the system is cross-correlated with the PRBS signal 
alone.
The effectiveness of the dither in reducing the effects of stiction
or dead-hand is illustrated in Figures 1 and 2. Figure 1 shows the
impulse response measured for a servomechanism having stiction,
coulomb friction and backlash. Figure 2 shows the measured impulse
2
response of an active filter with a transfer function 400/(s +20s+ 
400) to which a dead band of approximately 0.6 V p-p could be added 
in the output. In each case the impulse response was evaluated by 
cross-correlating the system output with the PRBS input for eight 
consecutive 63-bit sequences. The Figures also show the waveform 
of the combined PRBS plus dither input signal.
The Figures illustrate the improvement obtainable from the use of 
sub-multiple clock-frequency dither when working measurements at 
small output swings.
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FIGURE 1
Tests on Servomechanisms
(a) Measured impulse response with 10° output swing. Input PRBS only.
(b) Measured impulse response with 2° output swing. Input PRBS only.
(c) Measured impulse response with 2° output swing. PRBS plus dither.
(d) PRBS signal used for (c).
(e) Dither Signal used for (c).
(f) Total input signal to system (d+e).
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FIGURE 2 
Tests on Active Filter
(a) Measured response of filter alone. Input PRBS only. Output 2.5 V p-p.
(b) Measured response with deadband. Input PRBS only. Output 2.5 V p-p.
(c) Measured response with deadband. PRBS plus dither. Output 2.5 V p-p.
(d) Input signal for (c). (Note that the dither amplitude is much greater
than the PRBS amplitude.)
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DIGITAL CIRCUIT SYMBOLS ‘ ’ '*
A small circle on the input of an element indicates that logic 
’O’ or negative-going edge activates the function. A small circle on 
the output of an element indicates that the output terminal of the 
activated function is logic ’O ’.
X
■ 3 “  I
3-16
Signal X comes from diagram 3-1 
Signal Y goes to diagram 3-16 •
■ v..
■ ;v", 'i'
- 1 .• • .
' "S'- ' /'V'V/IVv V-
W m M
A
A 0 3 /) + B
3
Single Shot (Monostable) generating a 1.4 ysec 
pulse. Activated by a negative-going edge.
■*-c S Q
F F
->-Q C Q
Flip-Flop, Set-Reset type.
S = Set, Preset. C = clear, Reset
Q
V F F • r ».-.
CL
<’ -Q
Flip-Flop, D-type. Signal on terminal D is 
transferred to Q on .the positive-going'edge 
of1- the> clock ’CL. * , 1 • . * »- * 1 Vt *
